]> git.ipfire.org Git - thirdparty/u-boot.git/blame - arch/arm/dts/at91-sama5d2_xplained.dts
Merge branch 'next'
[thirdparty/u-boot.git] / arch / arm / dts / at91-sama5d2_xplained.dts
CommitLineData
2c4b2dd2 1/dts-v1/;
89bd68a7 2#include <dt-bindings/gpio/gpio.h>
2c4b2dd2
WY
3#include "sama5d2.dtsi"
4#include "sama5d2-pinfunc.h"
5
6/ {
7 model = "Atmel SAMA5D2 Xplained";
8 compatible = "atmel,sama5d2-xplained", "atmel,sama5d2", "atmel,sama5";
9
10 chosen {
8c103c33 11 bootph-all;
2c4b2dd2
WY
12 stdout-path = &uart1;
13 };
14
b25d7618
CL
15 memory {
16 reg = <0x20000000 0x20000000>;
17 };
18
7f0110d4 19 onewire_tm: onewire {
89bd68a7 20 gpios = <&pioA PIN_PB0 GPIO_ACTIVE_HIGH>;
7f0110d4
EH
21 pinctrl-names = "default";
22 pinctrl-0 = <&pinctrl_onewire_tm_default>;
23 status = "okay";
24
25 w1_eeprom: w1_eeprom@0 {
26 compatible = "maxim,ds24b33";
27 status = "okay";
28 };
29 };
30
2c4b2dd2 31 ahb {
26671aab 32 usb1: ohci@400000 {
2c4b2dd2
WY
33 num-ports = <3>;
34 atmel,vbus-gpio = <&pioA 42 0>;
35 pinctrl-names = "default";
36 pinctrl-0 = <&pinctrl_usb_default>;
37 status = "okay";
38 };
39
26671aab 40 usb2: ehci@500000 {
2c4b2dd2
WY
41 status = "okay";
42 };
43
44 sdmmc0: sdio-host@a0000000 {
45 bus-width = <8>;
46 pinctrl-names = "default";
2df729e9 47 pinctrl-0 = <&pinctrl_sdmmc0_default>;
2c4b2dd2 48 status = "okay";
8c103c33 49 bootph-all;
2c4b2dd2
WY
50 };
51
52 sdmmc1: sdio-host@b0000000 {
53 bus-width = <4>;
54 pinctrl-names = "default";
2df729e9 55 pinctrl-0 = <&pinctrl_sdmmc1_default>;
2c4b2dd2 56 status = "okay"; /* conflict with qspi0 */
8c103c33 57 bootph-all;
2c4b2dd2
WY
58 };
59
60 apb {
d2cd09bb
WY
61 hlcdc: hlcdc@f0000000 {
62 atmel,vl-bpix = <4>;
63 atmel,guard-time = <1>;
64 pinctrl-names = "default";
65 pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_pwm &pinctrl_lcd_rgb666>;
66 status = "okay";
8c103c33 67 bootph-all;
d2cd09bb
WY
68
69 display-timings {
8c103c33 70 bootph-all;
d2cd09bb
WY
71 480x272 {
72 clock-frequency = <9000000>;
73 hactive = <480>;
74 vactive = <272>;
75 hsync-len = <41>;
76 hfront-porch = <2>;
77 hback-porch = <2>;
78 vfront-porch = <2>;
79 vback-porch = <2>;
80 vsync-len = <11>;
8c103c33 81 bootph-all;
d2cd09bb
WY
82 };
83 };
84 };
85
2c4b2dd2 86 qspi0: spi@f0020000 {
4eeedd03
CP
87 pinctrl-names = "default";
88 pinctrl-0 = <&pinctrl_qspi0_sck_cs_default &pinctrl_qspi0_dat_default>;
2c4b2dd2 89 status = "okay";
8c103c33 90 bootph-all;
2c4b2dd2
WY
91
92 flash@0 {
4eeedd03 93 compatible = "jedec,spi-nor";
2c4b2dd2 94 reg = <0>;
2c4b2dd2 95 spi-max-frequency = <83000000>;
4eeedd03
CP
96 spi-rx-bus-width = <4>;
97 spi-tx-bus-width = <4>;
8c103c33 98 bootph-all;
2c4b2dd2
WY
99 };
100 };
101
102 spi0: spi@f8000000 {
103 cs-gpios = <&pioA 17 0>, <0>, <0>, <0>;
104 pinctrl-names = "default";
105 pinctrl-0 = <&pinctrl_spi0_default>;
106 status = "okay";
8c103c33 107 bootph-all;
2c4b2dd2
WY
108
109 spi_flash@0 {
ffd4c7c2 110 compatible = "jedec,spi-nor";
2c4b2dd2
WY
111 reg = <0>;
112 spi-max-frequency = <50000000>;
8c103c33 113 bootph-all;
2c4b2dd2
WY
114 };
115 };
116
117 macb0: ethernet@f8008000 {
118 pinctrl-names = "default";
119 pinctrl-0 = <&pinctrl_macb0_rmii &pinctrl_macb0_phy_irq>;
120 phy-mode = "rmii";
121 status = "okay";
122
123 ethernet-phy@1 {
124 reg = <0x1>;
125 };
126 };
127
128 uart1: serial@f8020000 {
129 pinctrl-names = "default";
130 pinctrl-0 = <&pinctrl_uart1_default>;
131 status = "okay";
8c103c33 132 bootph-all;
2c4b2dd2
WY
133 };
134
135 i2c1: i2c@fc028000 {
136 pinctrl-names = "default";
137 pinctrl-0 = <&pinctrl_i2c1_default>;
138 status = "okay";
34e2819d
WY
139
140 i2c_eeprom: i2c_eeprom@5c {
141 compatible = "atmel,24mac402";
142 reg = <0x5c>;
143 };
2c4b2dd2
WY
144 };
145
2df729e9
SM
146 pioA: pinctrl@fc038000 {
147 pinctrl_i2c1_default: i2c1_default {
148 pinmux = <PIN_PD4__TWD1>,
149 <PIN_PD5__TWCK1>;
150 bias-disable;
151 };
2c4b2dd2 152
2df729e9
SM
153 pinctrl_lcd_base: pinctrl_lcd_base {
154 pinmux = <PIN_PC30__LCDVSYNC>,
155 <PIN_PC31__LCDHSYNC>,
156 <PIN_PD1__LCDDEN>,
157 <PIN_PD0__LCDPCK>;
158 bias-disable;
159 };
d2cd09bb 160
2df729e9
SM
161 pinctrl_lcd_pwm: pinctrl_lcd_pwm {
162 pinmux = <PIN_PC28__LCDPWM>;
163 bias-disable;
164 };
d2cd09bb 165
2df729e9
SM
166 pinctrl_lcd_rgb666: pinctrl_lcd_rgb666 {
167 pinmux = <PIN_PC10__LCDDAT2>,
168 <PIN_PC11__LCDDAT3>,
169 <PIN_PC12__LCDDAT4>,
170 <PIN_PC13__LCDDAT5>,
171 <PIN_PC14__LCDDAT6>,
172 <PIN_PC15__LCDDAT7>,
173 <PIN_PC16__LCDDAT10>,
174 <PIN_PC17__LCDDAT11>,
175 <PIN_PC18__LCDDAT12>,
176 <PIN_PC19__LCDDAT13>,
177 <PIN_PC20__LCDDAT14>,
178 <PIN_PC21__LCDDAT15>,
179 <PIN_PC22__LCDDAT18>,
180 <PIN_PC23__LCDDAT19>,
181 <PIN_PC24__LCDDAT20>,
182 <PIN_PC25__LCDDAT21>,
183 <PIN_PC26__LCDDAT22>,
184 <PIN_PC27__LCDDAT23>;
185 bias-disable;
186 };
d2cd09bb 187
2df729e9
SM
188 pinctrl_macb0_phy_irq: macb0_phy_irq {
189 pinmux = <PIN_PC9__GPIO>;
190 bias-disable;
191 };
2c4b2dd2 192
2df729e9
SM
193 pinctrl_macb0_rmii: macb0_rmii {
194 pinmux = <PIN_PB14__GTXCK>,
195 <PIN_PB15__GTXEN>,
196 <PIN_PB16__GRXDV>,
197 <PIN_PB17__GRXER>,
198 <PIN_PB18__GRX0>,
199 <PIN_PB19__GRX1>,
200 <PIN_PB20__GTX0>,
201 <PIN_PB21__GTX1>,
202 <PIN_PB22__GMDC>,
203 <PIN_PB23__GMDIO>;
204 bias-disable;
205 };
2c4b2dd2 206
2df729e9
SM
207 pinctrl_qspi0_sck_cs_default: qspi0_sck_cs_default {
208 pinmux = <PIN_PA22__QSPI0_SCK>,
209 <PIN_PA23__QSPI0_CS>;
210 bias-disable;
8c103c33 211 bootph-all;
2df729e9 212 };
4eeedd03 213
2df729e9
SM
214 pinctrl_qspi0_dat_default: qspi0_dat_default {
215 pinmux = <PIN_PA24__QSPI0_IO0>,
216 <PIN_PA25__QSPI0_IO1>,
217 <PIN_PA26__QSPI0_IO2>,
218 <PIN_PA27__QSPI0_IO3>;
219 bias-pull-up;
8c103c33 220 bootph-all;
2df729e9 221 };
2c4b2dd2 222
2df729e9
SM
223 pinctrl_sdmmc0_default: sdmmc0_default {
224 cmd_dat {
2c4b2dd2
WY
225 pinmux = <PIN_PA1__SDMMC0_CMD>,
226 <PIN_PA2__SDMMC0_DAT0>,
227 <PIN_PA3__SDMMC0_DAT1>,
228 <PIN_PA4__SDMMC0_DAT2>,
229 <PIN_PA5__SDMMC0_DAT3>,
230 <PIN_PA6__SDMMC0_DAT4>,
231 <PIN_PA7__SDMMC0_DAT5>,
232 <PIN_PA8__SDMMC0_DAT6>,
233 <PIN_PA9__SDMMC0_DAT7>;
234 bias-pull-up;
8c103c33 235 bootph-all;
2c4b2dd2
WY
236 };
237
2df729e9 238 ck_cd_default {
2c4b2dd2
WY
239 pinmux = <PIN_PA0__SDMMC0_CK>,
240 <PIN_PA10__SDMMC0_RSTN>,
241 <PIN_PA11__SDMMC0_VDDSEL>,
242 <PIN_PA13__SDMMC0_CD>;
243 bias-disable;
8c103c33 244 bootph-all;
2c4b2dd2 245 };
2df729e9 246 };
2c4b2dd2 247
2df729e9
SM
248 pinctrl_sdmmc1_default: sdmmc1_default {
249 cmd_dat {
2c4b2dd2
WY
250 pinmux = <PIN_PA28__SDMMC1_CMD>,
251 <PIN_PA18__SDMMC1_DAT0>,
252 <PIN_PA19__SDMMC1_DAT1>,
253 <PIN_PA20__SDMMC1_DAT2>,
254 <PIN_PA21__SDMMC1_DAT3>;
255 bias-pull-up;
8c103c33 256 bootph-all;
2c4b2dd2
WY
257 };
258
2df729e9 259 ck_cd {
2c4b2dd2
WY
260 pinmux = <PIN_PA22__SDMMC1_CK>,
261 <PIN_PA30__SDMMC1_CD>;
262 bias-disable;
8c103c33 263 bootph-all;
2c4b2dd2 264 };
2df729e9 265 };
2c4b2dd2 266
2df729e9
SM
267 pinctrl_spi0_default: spi0_default {
268 pinmux = <PIN_PA14__SPI0_SPCK>,
269 <PIN_PA15__SPI0_MOSI>,
270 <PIN_PA16__SPI0_MISO>;
271 bias-disable;
8c103c33 272 bootph-all;
2df729e9 273 };
2c4b2dd2 274
2df729e9
SM
275 pinctrl_uart1_default: uart1_default {
276 pinmux = <PIN_PD2__URXD1>,
277 <PIN_PD3__UTXD1>;
278 bias-disable;
8c103c33 279 bootph-all;
2df729e9 280 };
2c4b2dd2 281
2df729e9
SM
282 pinctrl_usb_default: usb_default {
283 pinmux = <PIN_PB10__GPIO>;
284 bias-disable;
285 };
2c4b2dd2 286
2df729e9
SM
287 pinctrl_usba_vbus: usba_vbus {
288 pinmux = <PIN_PA31__GPIO>;
289 bias-disable;
290 };
7f0110d4 291
2df729e9
SM
292 pinctrl_onewire_tm_default: onewire_tm_default {
293 pinmux = <PIN_PB0__GPIO>;
294 bias-pull-up;
2c4b2dd2
WY
295 };
296 };
297 };
298 };
299};