]>
Commit | Line | Data |
---|---|---|
7d1a1065 MZ |
1 | // SPDX-License-Identifier: GPL-2.0-or-later OR MIT |
2 | /* | |
3 | * Copyright 2023 Toradex | |
4 | */ | |
5 | ||
6 | #include "k3-am625-verdin-wifi-dev-binman.dtsi" | |
7 | ||
8 | / { | |
9 | aliases { | |
10 | eeprom0 = &eeprom_module; | |
11 | eeprom1 = &eeprom_carrier_board; | |
12 | eeprom2 = &eeprom_display_adapter; | |
13 | }; | |
14 | ||
15 | chosen { | |
16 | tick-timer = &main_timer0; | |
17 | }; | |
18 | ||
19 | memory@80000000 { | |
5be1fef7 | 20 | bootph-all; |
7d1a1065 MZ |
21 | }; |
22 | }; | |
23 | ||
1146dc08 NM |
24 | &main_timer0 { |
25 | clock-frequency = <25000000>; | |
7d1a1065 MZ |
26 | }; |
27 | ||
9a3f2b67 RQ |
28 | &main_bcdma { |
29 | reg = <0x00 0x485c0100 0x00 0x100>, | |
30 | <0x00 0x4c000000 0x00 0x20000>, | |
31 | <0x00 0x4a820000 0x00 0x20000>, | |
32 | <0x00 0x4aa40000 0x00 0x20000>, | |
33 | <0x00 0x4bc00000 0x00 0x100000>, | |
34 | <0x00 0x48600000 0x00 0x8000>, | |
35 | <0x00 0x484a4000 0x00 0x2000>, | |
36 | <0x00 0x484c2000 0x00 0x2000>; | |
37 | reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt", | |
38 | "ringrt" , "cfg", "tchan", "rchan"; | |
0fc6f663 | 39 | bootph-all; |
9a3f2b67 RQ |
40 | }; |
41 | ||
42 | &main_pktdma { | |
43 | reg = <0x00 0x485c0000 0x00 0x100>, | |
44 | <0x00 0x4a800000 0x00 0x20000>, | |
45 | <0x00 0x4aa00000 0x00 0x20000>, | |
46 | <0x00 0x4b800000 0x00 0x200000>, | |
47 | <0x00 0x485e0000 0x00 0x10000>, | |
48 | <0x00 0x484a0000 0x00 0x2000>, | |
49 | <0x00 0x484c0000 0x00 0x2000>, | |
50 | <0x00 0x48430000 0x00 0x1000>; | |
51 | reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt", | |
52 | "cfg", "tchan", "rchan", "rflow"; | |
53 | bootph-all; | |
54 | }; | |
55 | ||
7d1a1065 | 56 | &cpsw3g { |
5be1fef7 | 57 | bootph-all; |
7d1a1065 MZ |
58 | }; |
59 | ||
60 | &cpsw3g_phy0 { | |
5be1fef7 | 61 | bootph-all; |
7d1a1065 MZ |
62 | }; |
63 | ||
64 | &cpsw3g_phy1 { | |
5be1fef7 | 65 | bootph-all; |
7d1a1065 MZ |
66 | }; |
67 | ||
68 | &cpsw_port1 { | |
5be1fef7 | 69 | bootph-all; |
7d1a1065 MZ |
70 | }; |
71 | ||
72 | &cpsw_port2 { | |
5be1fef7 | 73 | bootph-all; |
7d1a1065 MZ |
74 | }; |
75 | ||
76 | /* MDIO, shared by Verdin ETH_1 (On-module PHY) and Verdin ETH_2_RGMII */ | |
77 | &cpsw3g_mdio { | |
78 | /delete-property/ assigned-clocks; | |
79 | /delete-property/ assigned-clock-parents; | |
80 | /delete-property/ assigned-clock-rates; | |
5be1fef7 | 81 | bootph-all; |
7d1a1065 MZ |
82 | }; |
83 | ||
84 | &dmsc { | |
7d1a1065 MZ |
85 | k3_sysreset: sysreset-controller { |
86 | compatible = "ti,sci-sysreset"; | |
5be1fef7 | 87 | bootph-all; |
7d1a1065 MZ |
88 | }; |
89 | }; | |
90 | ||
7d1a1065 | 91 | &fss { |
5be1fef7 | 92 | bootph-all; |
7d1a1065 MZ |
93 | }; |
94 | ||
7d1a1065 | 95 | &main_gpio0 { |
5be1fef7 | 96 | bootph-all; |
7d1a1065 MZ |
97 | }; |
98 | ||
99 | /* On-module I2C - PMIC_I2C */ | |
100 | &main_i2c0 { | |
101 | eeprom_module: eeprom@50 { | |
102 | compatible = "i2c-eeprom"; | |
103 | pagesize = <16>; | |
104 | reg = <0x50>; | |
105 | }; | |
106 | }; | |
107 | ||
108 | /* Verdin I2C_1 */ | |
109 | &main_i2c1 { | |
110 | /* EEPROM on display adapter (MIPI DSI Display Adapter) */ | |
111 | eeprom_display_adapter: eeprom@50 { | |
112 | compatible = "i2c-eeprom"; | |
113 | reg = <0x50>; | |
114 | pagesize = <16>; | |
115 | }; | |
116 | ||
117 | /* EEPROM on carrier board */ | |
118 | eeprom_carrier_board: eeprom@57 { | |
119 | compatible = "i2c-eeprom"; | |
120 | reg = <0x57>; | |
121 | pagesize = <16>; | |
122 | }; | |
123 | }; | |
124 | ||
7d1a1065 MZ |
125 | /* Verdin UART_3, used as the Linux console */ |
126 | &main_uart0 { | |
5be1fef7 | 127 | bootph-all; |
7d1a1065 MZ |
128 | }; |
129 | ||
130 | /* Verdin UART_1 */ | |
131 | &main_uart1 { | |
5be1fef7 | 132 | bootph-all; |
7d1a1065 MZ |
133 | }; |
134 | ||
7d1a1065 | 135 | &pinctrl_ctrl_sleep_moci { |
5be1fef7 | 136 | bootph-all; |
7d1a1065 MZ |
137 | }; |
138 | ||
139 | &pinctrl_i2c0 { | |
5be1fef7 | 140 | bootph-all; |
7d1a1065 MZ |
141 | }; |
142 | ||
143 | &pinctrl_i2c1 { | |
5be1fef7 | 144 | bootph-all; |
7d1a1065 MZ |
145 | }; |
146 | ||
147 | &pinctrl_sdhci0 { | |
5be1fef7 | 148 | bootph-all; |
7d1a1065 MZ |
149 | }; |
150 | ||
151 | &pinctrl_uart0 { | |
5be1fef7 | 152 | bootph-all; |
7d1a1065 MZ |
153 | }; |
154 | ||
155 | &pinctrl_uart1 { | |
5be1fef7 | 156 | bootph-all; |
7d1a1065 MZ |
157 | }; |
158 | ||
159 | &pinctrl_wkup_uart0 { | |
5be1fef7 | 160 | bootph-all; |
7d1a1065 MZ |
161 | }; |
162 | ||
163 | &sdhci0 { | |
5be1fef7 | 164 | bootph-all; |
7d1a1065 MZ |
165 | }; |
166 | ||
167 | &sdhci2 { | |
168 | status = "disabled"; | |
169 | }; | |
170 | ||
7d1a1065 | 171 | &verdin_ctrl_sleep_moci { |
5be1fef7 | 172 | bootph-all; |
7d1a1065 MZ |
173 | }; |
174 | ||
7d1a1065 MZ |
175 | /* Verdin UART_2 */ |
176 | &wkup_uart0 { | |
5be1fef7 | 177 | bootph-all; |
7d1a1065 | 178 | }; |