]> git.ipfire.org Git - thirdparty/linux.git/blame - arch/arm/mach-ep93xx/ts72xx.c
ARM: delete struct sys_timer
[thirdparty/linux.git] / arch / arm / mach-ep93xx / ts72xx.c
CommitLineData
e7736d47
LB
1/*
2 * arch/arm/mach-ep93xx/ts72xx.c
3 * Technologic Systems TS72xx SBC support.
4 *
5 * Copyright (C) 2006 Lennert Buytenhek <buytenh@wantstofly.org>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or (at
10 * your option) any later version.
11 */
12
030d2dd4
HS
13#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
14
e7736d47
LB
15#include <linux/kernel.h>
16#include <linux/init.h>
7ba01f97 17#include <linux/platform_device.h>
fced80c7 18#include <linux/io.h>
583ddafe 19#include <linux/m48t86.h>
030d2dd4
HS
20#include <linux/mtd/nand.h>
21#include <linux/mtd/partitions.h>
583ddafe 22
a09e64fb 23#include <mach/hardware.h>
583ddafe 24
9a6879bd 25#include <asm/hardware/vic.h>
e7736d47 26#include <asm/mach-types.h>
e7736d47 27#include <asm/mach/map.h>
583ddafe
HS
28#include <asm/mach/arch.h>
29
258249ec 30#include "soc.h"
e4d4a902 31#include "ts72xx.h"
e7736d47
LB
32
33static struct map_desc ts72xx_io_desc[] __initdata = {
34 {
29fe651f 35 .virtual = (unsigned long)TS72XX_MODEL_VIRT_BASE,
e7736d47
LB
36 .pfn = __phys_to_pfn(TS72XX_MODEL_PHYS_BASE),
37 .length = TS72XX_MODEL_SIZE,
38 .type = MT_DEVICE,
39 }, {
29fe651f 40 .virtual = (unsigned long)TS72XX_OPTIONS_VIRT_BASE,
e7736d47
LB
41 .pfn = __phys_to_pfn(TS72XX_OPTIONS_PHYS_BASE),
42 .length = TS72XX_OPTIONS_SIZE,
43 .type = MT_DEVICE,
44 }, {
29fe651f 45 .virtual = (unsigned long)TS72XX_OPTIONS2_VIRT_BASE,
e7736d47
LB
46 .pfn = __phys_to_pfn(TS72XX_OPTIONS2_PHYS_BASE),
47 .length = TS72XX_OPTIONS2_SIZE,
48 .type = MT_DEVICE,
7ba01f97 49 }, {
29fe651f 50 .virtual = (unsigned long)TS72XX_RTC_INDEX_VIRT_BASE,
7ba01f97
LB
51 .pfn = __phys_to_pfn(TS72XX_RTC_INDEX_PHYS_BASE),
52 .length = TS72XX_RTC_INDEX_SIZE,
53 .type = MT_DEVICE,
54 }, {
29fe651f 55 .virtual = (unsigned long)TS72XX_RTC_DATA_VIRT_BASE,
7ba01f97
LB
56 .pfn = __phys_to_pfn(TS72XX_RTC_DATA_PHYS_BASE),
57 .length = TS72XX_RTC_DATA_SIZE,
58 .type = MT_DEVICE,
e7736d47
LB
59 }
60};
61
030d2dd4
HS
62static void __init ts72xx_map_io(void)
63{
64 ep93xx_map_io();
65 iotable_init(ts72xx_io_desc, ARRAY_SIZE(ts72xx_io_desc));
66}
67
68
69/*************************************************************************
70 * NAND flash
71 *************************************************************************/
72#define TS72XX_NAND_CONTROL_ADDR_LINE 22 /* 0xN0400000 */
73#define TS72XX_NAND_BUSY_ADDR_LINE 23 /* 0xN0800000 */
74
75static void ts72xx_nand_hwcontrol(struct mtd_info *mtd,
76 int cmd, unsigned int ctrl)
77{
78 struct nand_chip *chip = mtd->priv;
79
80 if (ctrl & NAND_CTRL_CHANGE) {
81 void __iomem *addr = chip->IO_ADDR_R;
82 unsigned char bits;
83
84 addr += (1 << TS72XX_NAND_CONTROL_ADDR_LINE);
85
86 bits = __raw_readb(addr) & ~0x07;
87 bits |= (ctrl & NAND_NCE) << 2; /* bit 0 -> bit 2 */
88 bits |= (ctrl & NAND_CLE); /* bit 1 -> bit 1 */
89 bits |= (ctrl & NAND_ALE) >> 2; /* bit 2 -> bit 0 */
90
91 __raw_writeb(bits, addr);
e7736d47 92 }
e7736d47 93
030d2dd4
HS
94 if (cmd != NAND_CMD_NONE)
95 __raw_writeb(cmd, chip->IO_ADDR_W);
96}
97
98static int ts72xx_nand_device_ready(struct mtd_info *mtd)
99{
100 struct nand_chip *chip = mtd->priv;
101 void __iomem *addr = chip->IO_ADDR_R;
102
103 addr += (1 << TS72XX_NAND_BUSY_ADDR_LINE);
104
105 return !!(__raw_readb(addr) & 0x20);
106}
107
030d2dd4
HS
108#define TS72XX_BOOTROM_PART_SIZE (SZ_16K)
109#define TS72XX_REDBOOT_PART_SIZE (SZ_2M + SZ_1M)
110
111static struct mtd_partition ts72xx_nand_parts[] = {
e7736d47 112 {
030d2dd4
HS
113 .name = "TS-BOOTROM",
114 .offset = 0,
115 .size = TS72XX_BOOTROM_PART_SIZE,
116 .mask_flags = MTD_WRITEABLE, /* force read-only */
e7736d47 117 }, {
030d2dd4 118 .name = "Linux",
78dd9e35
DB
119 .offset = MTDPART_OFS_RETAIN,
120 .size = TS72XX_REDBOOT_PART_SIZE,
121 /* leave so much for last partition */
e7736d47 122 }, {
030d2dd4
HS
123 .name = "RedBoot",
124 .offset = MTDPART_OFS_APPEND,
125 .size = MTDPART_SIZ_FULL,
126 .mask_flags = MTD_WRITEABLE, /* force read-only */
127 },
e7736d47
LB
128};
129
030d2dd4
HS
130static struct platform_nand_data ts72xx_nand_data = {
131 .chip = {
132 .nr_chips = 1,
133 .chip_offset = 0,
134 .chip_delay = 15,
78dd9e35
DB
135 .partitions = ts72xx_nand_parts,
136 .nr_partitions = ARRAY_SIZE(ts72xx_nand_parts),
030d2dd4
HS
137 },
138 .ctrl = {
139 .cmd_ctrl = ts72xx_nand_hwcontrol,
140 .dev_ready = ts72xx_nand_device_ready,
141 },
142};
143
144static struct resource ts72xx_nand_resource[] = {
145 {
146 .start = 0, /* filled in later */
147 .end = 0, /* filled in later */
148 .flags = IORESOURCE_MEM,
149 },
150};
151
152static struct platform_device ts72xx_nand_flash = {
153 .name = "gen_nand",
154 .id = -1,
155 .dev.platform_data = &ts72xx_nand_data,
156 .resource = ts72xx_nand_resource,
157 .num_resources = ARRAY_SIZE(ts72xx_nand_resource),
158};
159
160
3174c88a
HS
161static void __init ts72xx_register_flash(void)
162{
16bcf78f
HS
163 /*
164 * TS7200 has NOR flash all other TS72xx board have NAND flash.
165 */
030d2dd4 166 if (board_is_ts7200()) {
16bcf78f 167 ep93xx_register_flash(2, EP93XX_CS6_PHYS_BASE, SZ_16M);
030d2dd4
HS
168 } else {
169 resource_size_t start;
170
171 if (is_ts9420_installed())
172 start = EP93XX_CS7_PHYS_BASE;
173 else
174 start = EP93XX_CS6_PHYS_BASE;
175
176 ts72xx_nand_resource[0].start = start;
177 ts72xx_nand_resource[0].end = start + SZ_16M - 1;
178
179 platform_device_register(&ts72xx_nand_flash);
180 }
3174c88a
HS
181}
182
030d2dd4 183
fd0a0ac1 184static unsigned char ts72xx_rtc_readbyte(unsigned long addr)
7ba01f97
LB
185{
186 __raw_writeb(addr, TS72XX_RTC_INDEX_VIRT_BASE);
187 return __raw_readb(TS72XX_RTC_DATA_VIRT_BASE);
188}
189
fd0a0ac1 190static void ts72xx_rtc_writebyte(unsigned char value, unsigned long addr)
7ba01f97
LB
191{
192 __raw_writeb(addr, TS72XX_RTC_INDEX_VIRT_BASE);
193 __raw_writeb(value, TS72XX_RTC_DATA_VIRT_BASE);
194}
195
196static struct m48t86_ops ts72xx_rtc_ops = {
e48f3fa3
HS
197 .readbyte = ts72xx_rtc_readbyte,
198 .writebyte = ts72xx_rtc_writebyte,
7ba01f97
LB
199};
200
201static struct platform_device ts72xx_rtc_device = {
e48f3fa3
HS
202 .name = "rtc-m48t86",
203 .id = -1,
204 .dev = {
205 .platform_data = &ts72xx_rtc_ops,
7ba01f97 206 },
e48f3fa3 207 .num_resources = 0,
7ba01f97
LB
208};
209
12926dc4
MW
210static struct resource ts72xx_wdt_resources[] = {
211 {
212 .start = TS72XX_WDT_CONTROL_PHYS_BASE,
213 .end = TS72XX_WDT_CONTROL_PHYS_BASE + SZ_4K - 1,
214 .flags = IORESOURCE_MEM,
215 },
216 {
217 .start = TS72XX_WDT_FEED_PHYS_BASE,
218 .end = TS72XX_WDT_FEED_PHYS_BASE + SZ_4K - 1,
219 .flags = IORESOURCE_MEM,
220 },
221};
222
223static struct platform_device ts72xx_wdt_device = {
224 .name = "ts72xx-wdt",
225 .id = -1,
226 .num_resources = ARRAY_SIZE(ts72xx_wdt_resources),
227 .resource = ts72xx_wdt_resources,
228};
229
b370e082 230static struct ep93xx_eth_data __initdata ts72xx_eth_data = {
e48f3fa3 231 .phy_id = 1,
730ee9f3
LB
232};
233
e7736d47
LB
234static void __init ts72xx_init_machine(void)
235{
236 ep93xx_init_devices();
3174c88a 237 ts72xx_register_flash();
7ba01f97 238 platform_device_register(&ts72xx_rtc_device);
12926dc4 239 platform_device_register(&ts72xx_wdt_device);
730ee9f3 240
a0a08fdc 241 ep93xx_register_eth(&ts72xx_eth_data, 1);
e7736d47
LB
242}
243
244MACHINE_START(TS72XX, "Technologic Systems TS-72xx SBC")
245 /* Maintainer: Lennert Buytenhek <buytenh@wantstofly.org> */
e562cf17 246 .atag_offset = 0x100,
e7736d47
LB
247 .map_io = ts72xx_map_io,
248 .init_irq = ep93xx_init_irq,
9a6879bd 249 .handle_irq = vic_handle_irq,
6bb27d73 250 .init_time = ep93xx_timer_init,
e7736d47 251 .init_machine = ts72xx_init_machine,
c914283f 252 .init_late = ep93xx_init_late,
3275166e 253 .restart = ep93xx_restart,
e7736d47 254MACHINE_END