]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - arch/arm/mach-imx/mx31moboard-devboard.c
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157
[thirdparty/kernel/stable.git] / arch / arm / mach-imx / mx31moboard-devboard.c
CommitLineData
c942fddf 1// SPDX-License-Identifier: GPL-2.0-or-later
e00f0b4a
VL
2/*
3 * Copyright (C) 2009 Valentin Longchamp, EPFL Mobots group
e00f0b4a
VL
4 */
5
45b131a7 6#include <linux/gpio.h>
e00f0b4a 7#include <linux/init.h>
45b131a7 8#include <linux/interrupt.h>
4bd597b6 9#include <linux/delay.h>
e00f0b4a 10#include <linux/platform_device.h>
5a0e3ad6 11#include <linux/slab.h>
220bbcea 12#include <linux/types.h>
e00f0b4a 13
d67d1075
VL
14#include <linux/usb/otg.h>
15
fa5f66c9 16#include "board-mx31moboard.h"
e3372474 17#include "common.h"
16cf5c41 18#include "devices-imx31.h"
641dfe8b 19#include "ehci.h"
50f2de61 20#include "hardware.h"
267dd34c 21#include "iomux-mx3.h"
39ef6340 22#include "ulpi.h"
e00f0b4a 23
220bbcea
VL
24static unsigned int devboard_pins[] = {
25 /* UART1 */
e00f0b4a
VL
26 MX31_PIN_CTS2__CTS2, MX31_PIN_RTS2__RTS2,
27 MX31_PIN_TXD2__TXD2, MX31_PIN_RXD2__RXD2,
56c7a45b
VL
28 /* SDHC2 */
29 MX31_PIN_PC_PWRON__SD2_DATA3, MX31_PIN_PC_VS1__SD2_DATA2,
30 MX31_PIN_PC_READY__SD2_DATA1, MX31_PIN_PC_WAIT_B__SD2_DATA0,
31 MX31_PIN_PC_CD2_B__SD2_CLK, MX31_PIN_PC_CD1_B__SD2_CMD,
32 MX31_PIN_ATA_DIOR__GPIO3_28, MX31_PIN_ATA_DIOW__GPIO3_29,
d67d1075
VL
33 /* USB H1 */
34 MX31_PIN_CSPI1_MISO__USBH1_RXDP, MX31_PIN_CSPI1_MOSI__USBH1_RXDM,
35 MX31_PIN_CSPI1_SS0__USBH1_TXDM, MX31_PIN_CSPI1_SS1__USBH1_TXDP,
36 MX31_PIN_CSPI1_SS2__USBH1_RCV, MX31_PIN_CSPI1_SCLK__USBH1_OEB,
37 MX31_PIN_CSPI1_SPI_RDY__USBH1_FS, MX31_PIN_SFS6__USBH1_SUSPEND,
38 MX31_PIN_NFRE_B__GPIO1_11, MX31_PIN_NFALE__GPIO1_12,
e335c75c
VL
39 /* SEL */
40 MX31_PIN_DTR_DCE1__GPIO2_8, MX31_PIN_DSR_DCE1__GPIO2_9,
41 MX31_PIN_RI_DCE1__GPIO2_10, MX31_PIN_DCD_DCE1__GPIO2_11,
e00f0b4a
VL
42};
43
16cf5c41 44static const struct imxuart_platform_data uart_pdata __initconst = {
220bbcea
VL
45 .flags = IMXUART_HAVE_RTSCTS,
46};
47
45b131a7
VL
48#define SDHC2_CD IOMUX_TO_GPIO(MX31_PIN_ATA_DIOR)
49#define SDHC2_WP IOMUX_TO_GPIO(MX31_PIN_ATA_DIOW)
50
51static int devboard_sdhc2_get_ro(struct device *dev)
52{
563abb4b 53 return !gpio_get_value(SDHC2_WP);
45b131a7
VL
54}
55
56static int devboard_sdhc2_init(struct device *dev, irq_handler_t detect_irq,
57 void *data)
58{
4f163eb8
SH
59 int ret;
60
61 ret = gpio_request(SDHC2_CD, "sdhc-detect");
62 if (ret)
63 return ret;
64
65 gpio_direction_input(SDHC2_CD);
66
67 ret = gpio_request(SDHC2_WP, "sdhc-wp");
68 if (ret)
69 goto err_gpio_free;
70 gpio_direction_input(SDHC2_WP);
71
72 ret = request_irq(gpio_to_irq(SDHC2_CD), detect_irq,
45b131a7
VL
73 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
74 "sdhc2-card-detect", data);
4f163eb8
SH
75 if (ret)
76 goto err_gpio_free_2;
77
78 return 0;
79
80err_gpio_free_2:
81 gpio_free(SDHC2_WP);
82err_gpio_free:
83 gpio_free(SDHC2_CD);
84
85 return ret;
45b131a7
VL
86}
87
88static void devboard_sdhc2_exit(struct device *dev, void *data)
89{
90 free_irq(gpio_to_irq(SDHC2_CD), data);
4f163eb8
SH
91 gpio_free(SDHC2_WP);
92 gpio_free(SDHC2_CD);
45b131a7
VL
93}
94
6a697e3d 95static const struct imxmmc_platform_data sdhc2_pdata __initconst = {
45b131a7
VL
96 .get_ro = devboard_sdhc2_get_ro,
97 .init = devboard_sdhc2_init,
98 .exit = devboard_sdhc2_exit,
99};
100
e335c75c
VL
101#define SEL0 IOMUX_TO_GPIO(MX31_PIN_DTR_DCE1)
102#define SEL1 IOMUX_TO_GPIO(MX31_PIN_DSR_DCE1)
103#define SEL2 IOMUX_TO_GPIO(MX31_PIN_RI_DCE1)
104#define SEL3 IOMUX_TO_GPIO(MX31_PIN_DCD_DCE1)
105
106static void devboard_init_sel_gpios(void)
107{
108 if (!gpio_request(SEL0, "sel0")) {
109 gpio_direction_input(SEL0);
110 gpio_export(SEL0, true);
111 }
112
113 if (!gpio_request(SEL1, "sel1")) {
114 gpio_direction_input(SEL1);
115 gpio_export(SEL1, true);
116 }
117
118 if (!gpio_request(SEL2, "sel2")) {
119 gpio_direction_input(SEL2);
120 gpio_export(SEL2, true);
121 }
122
123 if (!gpio_request(SEL3, "sel3")) {
124 gpio_direction_input(SEL3);
125 gpio_export(SEL3, true);
126 }
127}
d67d1075
VL
128#define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
129 PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
130
131static int devboard_usbh1_hw_init(struct platform_device *pdev)
132{
133 mxc_iomux_set_gpr(MUX_PGP_USB_SUSPEND, true);
134
135 mxc_iomux_set_pad(MX31_PIN_CSPI1_MISO, USB_PAD_CFG);
136 mxc_iomux_set_pad(MX31_PIN_CSPI1_MOSI, USB_PAD_CFG);
137 mxc_iomux_set_pad(MX31_PIN_CSPI1_SS0, USB_PAD_CFG);
138 mxc_iomux_set_pad(MX31_PIN_CSPI1_SS1, USB_PAD_CFG);
139 mxc_iomux_set_pad(MX31_PIN_CSPI1_SS2, USB_PAD_CFG);
140 mxc_iomux_set_pad(MX31_PIN_CSPI1_SCLK, USB_PAD_CFG);
141 mxc_iomux_set_pad(MX31_PIN_CSPI1_SPI_RDY, USB_PAD_CFG);
142 mxc_iomux_set_pad(MX31_PIN_SFS6, USB_PAD_CFG);
143
4bd597b6
SH
144 mdelay(10);
145
146 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
147 MXC_EHCI_INTERFACE_SINGLE_UNI);
d67d1075
VL
148}
149
150#define USBH1_VBUSEN_B IOMUX_TO_GPIO(MX31_PIN_NFRE_B)
151#define USBH1_MODE IOMUX_TO_GPIO(MX31_PIN_NFALE)
152
86753811 153static int devboard_isp1105_init(struct usb_phy *otg)
d67d1075
VL
154{
155 int ret = gpio_request(USBH1_MODE, "usbh1-mode");
156 if (ret)
157 return ret;
158 /* single ended */
159 gpio_direction_output(USBH1_MODE, 0);
160
161 ret = gpio_request(USBH1_VBUSEN_B, "usbh1-vbusen");
162 if (ret) {
163 gpio_free(USBH1_MODE);
164 return ret;
165 }
166 gpio_direction_output(USBH1_VBUSEN_B, 1);
167
168 return 0;
169}
170
171
76eb57ec 172static int devboard_isp1105_set_vbus(struct usb_otg *otg, bool on)
d67d1075
VL
173{
174 if (on)
175 gpio_set_value(USBH1_VBUSEN_B, 0);
176 else
177 gpio_set_value(USBH1_VBUSEN_B, 1);
178
179 return 0;
180}
181
2d58de28 182static struct mxc_usbh_platform_data usbh1_pdata __initdata = {
d67d1075
VL
183 .init = devboard_usbh1_hw_init,
184 .portsc = MXC_EHCI_MODE_UTMI | MXC_EHCI_SERIAL,
d67d1075
VL
185};
186
187static int __init devboard_usbh1_init(void)
188{
76eb57ec 189 struct usb_phy *phy;
2d58de28 190 struct platform_device *pdev;
d67d1075 191
76eb57ec
HK
192 phy = kzalloc(sizeof(*phy), GFP_KERNEL);
193 if (!phy)
d67d1075
VL
194 return -ENOMEM;
195
76eb57ec
HK
196 phy->otg = kzalloc(sizeof(struct usb_otg), GFP_KERNEL);
197 if (!phy->otg) {
198 kfree(phy);
199 return -ENOMEM;
200 }
201
202 phy->label = "ISP1105";
203 phy->init = devboard_isp1105_init;
204 phy->otg->set_vbus = devboard_isp1105_set_vbus;
d67d1075 205
76eb57ec 206 usbh1_pdata.otg = phy;
d67d1075 207
2d58de28 208 pdev = imx31_add_mxc_ehci_hs(1, &usbh1_pdata);
2d58de28 209
d3a22442 210 return PTR_ERR_OR_ZERO(pdev);
d67d1075
VL
211}
212
66c202ad 213
9e1dde33 214static const struct fsl_usb2_platform_data usb_pdata __initconst = {
66c202ad
PR
215 .operating_mode = FSL_USB2_DR_DEVICE,
216 .phy_mode = FSL_USB2_PHY_ULPI,
217};
218
e00f0b4a
VL
219/*
220 * system init for baseboard usage. Will be called by mx31moboard init.
221 */
222void __init mx31moboard_devboard_init(void)
223{
224 printk(KERN_INFO "Initializing mx31devboard peripherals\n");
220bbcea
VL
225
226 mxc_iomux_setup_multiple_pins(devboard_pins, ARRAY_SIZE(devboard_pins),
227 "devboard");
228
16cf5c41 229 imx31_add_imx_uart1(&uart_pdata);
45b131a7 230
6a697e3d 231 imx31_add_mxc_mmc(1, &sdhc2_pdata);
d67d1075 232
e335c75c
VL
233 devboard_init_sel_gpios();
234
9e1dde33 235 imx31_add_fsl_usb2_udc(&usb_pdata);
66c202ad 236
d67d1075 237 devboard_usbh1_init();
e00f0b4a 238}