]> git.ipfire.org Git - thirdparty/linux.git/blame - arch/arm/mach-ixp4xx/nas100d-setup.c
IXP4xx: move NSLU2 platform macros to the platform code.
[thirdparty/linux.git] / arch / arm / mach-ixp4xx / nas100d-setup.c
CommitLineData
3145d8a6
RW
1/*
2 * arch/arm/mach-ixp4xx/nas100d-setup.c
3 *
4 * NAS 100d board-setup
5 *
c7d1623e
RW
6 * Copyright (C) 2008 Rod Whitby <rod@whitby.id.au>
7 *
8 * based on ixdp425-setup.c:
3145d8a6 9 * Copyright (C) 2003-2004 MontaVista Software, Inc.
c7d1623e
RW
10 * based on nas100d-power.c:
11 * Copyright (C) 2005 Tower Technologies
12 * based on nas100d-io.c
13 * Copyright (C) 2004 Karen Spearel
3145d8a6
RW
14 *
15 * Author: Alessandro Zummo <a.zummo@towertech.it>
16 * Author: Rod Whitby <rod@whitby.id.au>
17 * Maintainers: http://www.nslu2-linux.org/
18 *
19 */
20
b7edc84a 21#include <linux/if_ether.h>
c7d1623e
RW
22#include <linux/irq.h>
23#include <linux/jiffies.h>
24#include <linux/timer.h>
3145d8a6
RW
25#include <linux/serial.h>
26#include <linux/serial_8250.h>
df6934b3 27#include <linux/leds.h>
c7d1623e 28#include <linux/reboot.h>
400d8231 29#include <linux/i2c.h>
5a4a2387 30#include <linux/i2c-gpio.h>
fced80c7 31#include <linux/io.h>
3145d8a6
RW
32
33#include <asm/mach-types.h>
34#include <asm/mach/arch.h>
35#include <asm/mach/flash.h>
c7d1623e 36#include <asm/gpio.h>
3145d8a6
RW
37
38static struct flash_platform_data nas100d_flash_data = {
39 .map_name = "cfi_probe",
40 .width = 2,
41};
42
43static struct resource nas100d_flash_resource = {
3145d8a6
RW
44 .flags = IORESOURCE_MEM,
45};
46
47static struct platform_device nas100d_flash = {
48 .name = "IXP4XX-Flash",
49 .id = 0,
50 .dev.platform_data = &nas100d_flash_data,
51 .num_resources = 1,
52 .resource = &nas100d_flash_resource,
53};
54
400d8231
RW
55static struct i2c_board_info __initdata nas100d_i2c_board_info [] = {
56 {
3760f736 57 I2C_BOARD_INFO("pcf8563", 0x51),
400d8231
RW
58 },
59};
60
1208ebf2 61static struct gpio_led nas100d_led_pins[] = {
df6934b3 62 {
6c152bee 63 .name = "nas100d:green:wlan",
1208ebf2
RW
64 .gpio = NAS100D_LED_WLAN_GPIO,
65 .active_low = true,
df6934b3
RW
66 },
67 {
6c152bee 68 .name = "nas100d:blue:power", /* (off=flashing) */
1208ebf2
RW
69 .gpio = NAS100D_LED_PWR_GPIO,
70 .active_low = true,
df6934b3
RW
71 },
72 {
6c152bee 73 .name = "nas100d:yellow:disk",
1208ebf2
RW
74 .gpio = NAS100D_LED_DISK_GPIO,
75 .active_low = true,
df6934b3
RW
76 },
77};
78
1208ebf2
RW
79static struct gpio_led_platform_data nas100d_led_data = {
80 .num_leds = ARRAY_SIZE(nas100d_led_pins),
81 .leds = nas100d_led_pins,
82};
83
df6934b3 84static struct platform_device nas100d_leds = {
1208ebf2 85 .name = "leds-gpio",
df6934b3 86 .id = -1,
1208ebf2 87 .dev.platform_data = &nas100d_led_data,
df6934b3 88};
df6934b3 89
5a4a2387 90static struct i2c_gpio_platform_data nas100d_i2c_gpio_data = {
3145d8a6
RW
91 .sda_pin = NAS100D_SDA_PIN,
92 .scl_pin = NAS100D_SCL_PIN,
93};
94
5a4a2387
MLJ
95static struct platform_device nas100d_i2c_gpio = {
96 .name = "i2c-gpio",
3145d8a6 97 .id = 0,
5a4a2387
MLJ
98 .dev = {
99 .platform_data = &nas100d_i2c_gpio_data,
100 },
3145d8a6
RW
101};
102
103static struct resource nas100d_uart_resources[] = {
104 {
105 .start = IXP4XX_UART1_BASE_PHYS,
106 .end = IXP4XX_UART1_BASE_PHYS + 0x0fff,
107 .flags = IORESOURCE_MEM,
108 },
109 {
110 .start = IXP4XX_UART2_BASE_PHYS,
111 .end = IXP4XX_UART2_BASE_PHYS + 0x0fff,
112 .flags = IORESOURCE_MEM,
113 }
114};
115
116static struct plat_serial8250_port nas100d_uart_data[] = {
117 {
118 .mapbase = IXP4XX_UART1_BASE_PHYS,
119 .membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
120 .irq = IRQ_IXP4XX_UART1,
121 .flags = UPF_BOOT_AUTOCONF,
122 .iotype = UPIO_MEM,
123 .regshift = 2,
124 .uartclk = IXP4XX_UART_XTAL,
125 },
126 {
127 .mapbase = IXP4XX_UART2_BASE_PHYS,
128 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
129 .irq = IRQ_IXP4XX_UART2,
130 .flags = UPF_BOOT_AUTOCONF,
131 .iotype = UPIO_MEM,
132 .regshift = 2,
133 .uartclk = IXP4XX_UART_XTAL,
134 },
135 { }
136};
137
138static struct platform_device nas100d_uart = {
139 .name = "serial8250",
140 .id = PLAT8250_DEV_PLATFORM,
141 .dev.platform_data = nas100d_uart_data,
142 .num_resources = 2,
143 .resource = nas100d_uart_resources,
144};
145
b7edc84a
RW
146/* Built-in 10/100 Ethernet MAC interfaces */
147static struct eth_plat_info nas100d_plat_eth[] = {
148 {
149 .phy = 0,
150 .rxq = 3,
151 .txreadyq = 20,
152 }
153};
154
155static struct platform_device nas100d_eth[] = {
156 {
157 .name = "ixp4xx_eth",
158 .id = IXP4XX_ETH_NPEB,
159 .dev.platform_data = nas100d_plat_eth,
160 }
161};
162
3145d8a6 163static struct platform_device *nas100d_devices[] __initdata = {
5a4a2387 164 &nas100d_i2c_gpio,
3145d8a6 165 &nas100d_flash,
df6934b3 166 &nas100d_leds,
b7edc84a 167 &nas100d_eth[0],
3145d8a6
RW
168};
169
170static void nas100d_power_off(void)
171{
172 /* This causes the box to drop the power and go dead. */
173
174 /* enable the pwr cntl gpio */
175 gpio_line_config(NAS100D_PO_GPIO, IXP4XX_GPIO_OUT);
176
177 /* do the deed */
178 gpio_line_set(NAS100D_PO_GPIO, IXP4XX_GPIO_HIGH);
179}
180
c7d1623e
RW
181/* This is used to make sure the power-button pusher is serious. The button
182 * must be held until the value of this counter reaches zero.
183 */
184static int power_button_countdown;
185
186/* Must hold the button down for at least this many counts to be processed */
187#define PBUTTON_HOLDDOWN_COUNT 4 /* 2 secs */
188
189static void nas100d_power_handler(unsigned long data);
190static DEFINE_TIMER(nas100d_power_timer, nas100d_power_handler, 0, 0);
191
192static void nas100d_power_handler(unsigned long data)
193{
194 /* This routine is called twice per second to check the
195 * state of the power button.
196 */
197
198 if (gpio_get_value(NAS100D_PB_GPIO)) {
199
200 /* IO Pin is 1 (button pushed) */
201 if (power_button_countdown > 0)
202 power_button_countdown--;
203
204 } else {
205
206 /* Done on button release, to allow for auto-power-on mods. */
207 if (power_button_countdown == 0) {
208 /* Signal init to do the ctrlaltdel action,
209 * this will bypass init if it hasn't started
210 * and do a kernel_restart.
211 */
212 ctrl_alt_del();
213
214 /* Change the state of the power LED to "blink" */
215 gpio_line_set(NAS100D_LED_PWR_GPIO, IXP4XX_GPIO_LOW);
216 } else {
217 power_button_countdown = PBUTTON_HOLDDOWN_COUNT;
218 }
219 }
220
221 mod_timer(&nas100d_power_timer, jiffies + msecs_to_jiffies(500));
222}
223
224static irqreturn_t nas100d_reset_handler(int irq, void *dev_id)
225{
226 /* This is the paper-clip reset, it shuts the machine down directly. */
227 machine_power_off();
228
229 return IRQ_HANDLED;
230}
231
3145d8a6
RW
232static void __init nas100d_init(void)
233{
b7edc84a
RW
234 uint8_t __iomem *f;
235 int i;
236
3145d8a6
RW
237 ixp4xx_sys_init();
238
dcc8fa50
AZ
239 /* gpio 14 and 15 are _not_ clocks */
240 *IXP4XX_GPIO_GPCLKR = 0;
241
54e269ea
DS
242 nas100d_flash_resource.start = IXP4XX_EXP_BUS_BASE(0);
243 nas100d_flash_resource.end =
244 IXP4XX_EXP_BUS_BASE(0) + ixp4xx_exp_bus_size - 1;
245
400d8231
RW
246 i2c_register_board_info(0, nas100d_i2c_board_info,
247 ARRAY_SIZE(nas100d_i2c_board_info));
248
cc50a0df
MLJ
249 /*
250 * This is only useful on a modified machine, but it is valuable
df6934b3
RW
251 * to have it first in order to see debug messages, and so that
252 * it does *not* get removed if platform_add_devices fails!
253 */
254 (void)platform_device_register(&nas100d_uart);
255
3145d8a6 256 platform_add_devices(nas100d_devices, ARRAY_SIZE(nas100d_devices));
b7edc84a 257
c7d1623e
RW
258 pm_power_off = nas100d_power_off;
259
260 if (request_irq(gpio_to_irq(NAS100D_RB_GPIO), &nas100d_reset_handler,
261 IRQF_DISABLED | IRQF_TRIGGER_LOW,
262 "NAS100D reset button", NULL) < 0) {
263
264 printk(KERN_DEBUG "Reset Button IRQ %d not available\n",
265 gpio_to_irq(NAS100D_RB_GPIO));
266 }
267
268 /* The power button on the Iomega NAS100d is on GPIO 14, but
269 * it cannot handle interrupts on that GPIO line. So we'll
270 * have to poll it with a kernel timer.
271 */
272
273 /* Make sure that the power button GPIO is set up as an input */
274 gpio_line_config(NAS100D_PB_GPIO, IXP4XX_GPIO_IN);
275
276 /* Set the initial value for the power button IRQ handler */
277 power_button_countdown = PBUTTON_HOLDDOWN_COUNT;
278
279 mod_timer(&nas100d_power_timer, jiffies + msecs_to_jiffies(500));
280
b7edc84a
RW
281 /*
282 * Map in a portion of the flash and read the MAC address.
283 * Since it is stored in BE in the flash itself, we need to
284 * byteswap it if we're in LE mode.
285 */
286 f = ioremap(IXP4XX_EXP_BUS_BASE(0), 0x1000000);
287 if (f) {
288 for (i = 0; i < 6; i++)
289#ifdef __ARMEB__
290 nas100d_plat_eth[0].hwaddr[i] = readb(f + 0xFC0FD8 + i);
291#else
292 nas100d_plat_eth[0].hwaddr[i] = readb(f + 0xFC0FD8 + (i^3));
293#endif
294 iounmap(f);
295 }
e174961c
JB
296 printk(KERN_INFO "NAS100D: Using MAC address %pM for port 0\n",
297 nas100d_plat_eth[0].hwaddr);
b7edc84a 298
3145d8a6
RW
299}
300
301MACHINE_START(NAS100D, "Iomega NAS 100d")
302 /* Maintainer: www.nslu2-linux.org */
3145d8a6
RW
303 .phys_io = IXP4XX_PERIPHERAL_BASE_PHYS,
304 .io_pg_offst = ((IXP4XX_PERIPHERAL_BASE_VIRT) >> 18) & 0xFFFC,
305 .boot_params = 0x00000100,
306 .map_io = ixp4xx_map_io,
307 .init_irq = ixp4xx_init_irq,
308 .timer = &ixp4xx_timer,
309 .init_machine = nas100d_init,
310MACHINE_END