]>
Commit | Line | Data |
---|---|---|
b045a237 NI |
1 | /* |
2 | * sh73a0 processor support - PFC hardware block | |
3 | * | |
4 | * Copyright (C) 2010 Renesas Solutions Corp. | |
5 | * Copyright (C) 2010 NISHIMOTO Hiroki | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License as | |
9 | * published by the Free Software Foundation; version 2 of the | |
10 | * License. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
20 | */ | |
21 | ||
22 | #include <common.h> | |
23 | #include <sh_pfc.h> | |
24 | #include <asm/arch/sh73a0-gpio.h> | |
25 | ||
26 | #define CPU_ALL_PORT(fn, pfx, sfx) \ | |
27 | PORT_10(fn, pfx, sfx), PORT_10(fn, pfx##1, sfx), \ | |
28 | PORT_10(fn, pfx##2, sfx), PORT_10(fn, pfx##3, sfx), \ | |
29 | PORT_10(fn, pfx##4, sfx), PORT_10(fn, pfx##5, sfx), \ | |
30 | PORT_10(fn, pfx##6, sfx), PORT_10(fn, pfx##7, sfx), \ | |
31 | PORT_10(fn, pfx##8, sfx), PORT_10(fn, pfx##9, sfx), \ | |
32 | PORT_10(fn, pfx##10, sfx), \ | |
33 | PORT_1(fn, pfx##110, sfx), PORT_1(fn, pfx##111, sfx), \ | |
34 | PORT_1(fn, pfx##112, sfx), PORT_1(fn, pfx##113, sfx), \ | |
35 | PORT_1(fn, pfx##114, sfx), PORT_1(fn, pfx##115, sfx), \ | |
36 | PORT_1(fn, pfx##116, sfx), PORT_1(fn, pfx##117, sfx), \ | |
37 | PORT_1(fn, pfx##118, sfx), \ | |
38 | PORT_1(fn, pfx##128, sfx), PORT_1(fn, pfx##129, sfx), \ | |
39 | PORT_10(fn, pfx##13, sfx), PORT_10(fn, pfx##14, sfx), \ | |
40 | PORT_10(fn, pfx##15, sfx), \ | |
41 | PORT_1(fn, pfx##160, sfx), PORT_1(fn, pfx##161, sfx), \ | |
42 | PORT_1(fn, pfx##162, sfx), PORT_1(fn, pfx##163, sfx), \ | |
43 | PORT_1(fn, pfx##164, sfx), \ | |
44 | PORT_1(fn, pfx##192, sfx), PORT_1(fn, pfx##193, sfx), \ | |
45 | PORT_1(fn, pfx##194, sfx), PORT_1(fn, pfx##195, sfx), \ | |
46 | PORT_1(fn, pfx##196, sfx), PORT_1(fn, pfx##197, sfx), \ | |
47 | PORT_1(fn, pfx##198, sfx), PORT_1(fn, pfx##199, sfx), \ | |
48 | PORT_10(fn, pfx##20, sfx), PORT_10(fn, pfx##21, sfx), \ | |
49 | PORT_10(fn, pfx##22, sfx), PORT_10(fn, pfx##23, sfx), \ | |
50 | PORT_10(fn, pfx##24, sfx), PORT_10(fn, pfx##25, sfx), \ | |
51 | PORT_10(fn, pfx##26, sfx), PORT_10(fn, pfx##27, sfx), \ | |
52 | PORT_1(fn, pfx##280, sfx), PORT_1(fn, pfx##281, sfx), \ | |
53 | PORT_1(fn, pfx##282, sfx), \ | |
54 | PORT_1(fn, pfx##288, sfx), PORT_1(fn, pfx##289, sfx), \ | |
55 | PORT_10(fn, pfx##29, sfx), PORT_10(fn, pfx##30, sfx) | |
56 | ||
57 | enum { | |
58 | PINMUX_RESERVED = 0, | |
59 | ||
60 | PINMUX_DATA_BEGIN, | |
61 | PORT_ALL(DATA), /* PORT0_DATA -> PORT309_DATA */ | |
62 | PINMUX_DATA_END, | |
63 | ||
64 | PINMUX_INPUT_BEGIN, | |
65 | PORT_ALL(IN), /* PORT0_IN -> PORT309_IN */ | |
66 | PINMUX_INPUT_END, | |
67 | ||
68 | PINMUX_INPUT_PULLUP_BEGIN, | |
69 | PORT_ALL(IN_PU), /* PORT0_IN_PU -> PORT309_IN_PU */ | |
70 | PINMUX_INPUT_PULLUP_END, | |
71 | ||
72 | PINMUX_INPUT_PULLDOWN_BEGIN, | |
73 | PORT_ALL(IN_PD), /* PORT0_IN_PD -> PORT309_IN_PD */ | |
74 | PINMUX_INPUT_PULLDOWN_END, | |
75 | ||
76 | PINMUX_OUTPUT_BEGIN, | |
77 | PORT_ALL(OUT), /* PORT0_OUT -> PORT309_OUT */ | |
78 | PINMUX_OUTPUT_END, | |
79 | ||
80 | PINMUX_FUNCTION_BEGIN, | |
81 | PORT_ALL(FN_IN), /* PORT0_FN_IN -> PORT309_FN_IN */ | |
82 | PORT_ALL(FN_OUT), /* PORT0_FN_OUT -> PORT309_FN_OUT */ | |
83 | PORT_ALL(FN0), /* PORT0_FN0 -> PORT309_FN0 */ | |
84 | PORT_ALL(FN1), /* PORT0_FN1 -> PORT309_FN1 */ | |
85 | PORT_ALL(FN2), /* PORT0_FN2 -> PORT309_FN2 */ | |
86 | PORT_ALL(FN3), /* PORT0_FN3 -> PORT309_FN3 */ | |
87 | PORT_ALL(FN4), /* PORT0_FN4 -> PORT309_FN4 */ | |
88 | PORT_ALL(FN5), /* PORT0_FN5 -> PORT309_FN5 */ | |
89 | PORT_ALL(FN6), /* PORT0_FN6 -> PORT309_FN6 */ | |
90 | PORT_ALL(FN7), /* PORT0_FN7 -> PORT309_FN7 */ | |
91 | ||
92 | MSEL2CR_MSEL19_0, MSEL2CR_MSEL19_1, | |
93 | MSEL2CR_MSEL18_0, MSEL2CR_MSEL18_1, | |
94 | MSEL2CR_MSEL17_0, MSEL2CR_MSEL17_1, | |
95 | MSEL2CR_MSEL16_0, MSEL2CR_MSEL16_1, | |
96 | MSEL2CR_MSEL14_0, MSEL2CR_MSEL14_1, | |
97 | MSEL2CR_MSEL13_0, MSEL2CR_MSEL13_1, | |
98 | MSEL2CR_MSEL12_0, MSEL2CR_MSEL12_1, | |
99 | MSEL2CR_MSEL11_0, MSEL2CR_MSEL11_1, | |
100 | MSEL2CR_MSEL10_0, MSEL2CR_MSEL10_1, | |
101 | MSEL2CR_MSEL9_0, MSEL2CR_MSEL9_1, | |
102 | MSEL2CR_MSEL8_0, MSEL2CR_MSEL8_1, | |
103 | MSEL2CR_MSEL7_0, MSEL2CR_MSEL7_1, | |
104 | MSEL2CR_MSEL6_0, MSEL2CR_MSEL6_1, | |
105 | MSEL2CR_MSEL4_0, MSEL2CR_MSEL4_1, | |
106 | MSEL2CR_MSEL5_0, MSEL2CR_MSEL5_1, | |
107 | MSEL2CR_MSEL3_0, MSEL2CR_MSEL3_1, | |
108 | MSEL2CR_MSEL2_0, MSEL2CR_MSEL2_1, | |
109 | MSEL2CR_MSEL1_0, MSEL2CR_MSEL1_1, | |
110 | MSEL2CR_MSEL0_0, MSEL2CR_MSEL0_1, | |
111 | MSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1, | |
112 | MSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1, | |
113 | MSEL3CR_MSEL11_0, MSEL3CR_MSEL11_1, | |
114 | MSEL3CR_MSEL9_0, MSEL3CR_MSEL9_1, | |
115 | MSEL3CR_MSEL6_0, MSEL3CR_MSEL6_1, | |
116 | MSEL3CR_MSEL2_0, MSEL3CR_MSEL2_1, | |
117 | MSEL4CR_MSEL29_0, MSEL4CR_MSEL29_1, | |
118 | MSEL4CR_MSEL27_0, MSEL4CR_MSEL27_1, | |
119 | MSEL4CR_MSEL26_0, MSEL4CR_MSEL26_1, | |
120 | MSEL4CR_MSEL22_0, MSEL4CR_MSEL22_1, | |
121 | MSEL4CR_MSEL21_0, MSEL4CR_MSEL21_1, | |
122 | MSEL4CR_MSEL20_0, MSEL4CR_MSEL20_1, | |
123 | MSEL4CR_MSEL19_0, MSEL4CR_MSEL19_1, | |
124 | MSEL4CR_MSEL15_0, MSEL4CR_MSEL15_1, | |
125 | MSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1, | |
126 | MSEL4CR_MSEL12_0, MSEL4CR_MSEL12_1, | |
127 | MSEL4CR_MSEL11_0, MSEL4CR_MSEL11_1, | |
128 | MSEL4CR_MSEL10_0, MSEL4CR_MSEL10_1, | |
129 | MSEL4CR_MSEL9_0, MSEL4CR_MSEL9_1, | |
130 | MSEL4CR_MSEL8_0, MSEL4CR_MSEL8_1, | |
131 | MSEL4CR_MSEL7_0, MSEL4CR_MSEL7_1, | |
132 | MSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1, | |
133 | MSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1, | |
134 | PINMUX_FUNCTION_END, | |
135 | ||
136 | PINMUX_MARK_BEGIN, | |
137 | /* Hardware manual Table 25-1 (Function 0-7) */ | |
138 | VBUS_0_MARK, | |
139 | GPI0_MARK, | |
140 | GPI1_MARK, | |
141 | GPI2_MARK, | |
142 | GPI3_MARK, | |
143 | GPI4_MARK, | |
144 | GPI5_MARK, | |
145 | GPI6_MARK, | |
146 | GPI7_MARK, | |
147 | SCIFA7_RXD_MARK, | |
148 | SCIFA7_CTS__MARK, | |
149 | GPO7_MARK, MFG0_OUT2_MARK, | |
150 | GPO6_MARK, MFG1_OUT2_MARK, | |
151 | GPO5_MARK, SCIFA0_SCK_MARK, FSICOSLDT3_MARK, PORT16_VIO_CKOR_MARK, | |
152 | SCIFA0_TXD_MARK, | |
153 | SCIFA7_TXD_MARK, | |
154 | SCIFA7_RTS__MARK, PORT19_VIO_CKO2_MARK, | |
155 | GPO0_MARK, | |
156 | GPO1_MARK, | |
157 | GPO2_MARK, STATUS0_MARK, | |
158 | GPO3_MARK, STATUS1_MARK, | |
159 | GPO4_MARK, STATUS2_MARK, | |
160 | VINT_MARK, | |
161 | TCKON_MARK, | |
162 | XDVFS1_MARK, PORT27_I2C_SCL2_MARK, PORT27_I2C_SCL3_MARK, \ | |
163 | MFG0_OUT1_MARK, PORT27_IROUT_MARK, | |
164 | XDVFS2_MARK, PORT28_I2C_SDA2_MARK, PORT28_I2C_SDA3_MARK, \ | |
165 | PORT28_TPU1TO1_MARK, | |
166 | SIM_RST_MARK, PORT29_TPU1TO1_MARK, | |
167 | SIM_CLK_MARK, PORT30_VIO_CKOR_MARK, | |
168 | SIM_D_MARK, PORT31_IROUT_MARK, | |
169 | SCIFA4_TXD_MARK, | |
170 | SCIFA4_RXD_MARK, XWUP_MARK, | |
171 | SCIFA4_RTS__MARK, | |
172 | SCIFA4_CTS__MARK, | |
173 | FSIBOBT_MARK, FSIBIBT_MARK, | |
174 | FSIBOLR_MARK, FSIBILR_MARK, | |
175 | FSIBOSLD_MARK, | |
176 | FSIBISLD_MARK, | |
177 | VACK_MARK, | |
178 | XTAL1L_MARK, | |
179 | SCIFA0_RTS__MARK, FSICOSLDT2_MARK, | |
180 | SCIFA0_RXD_MARK, | |
181 | SCIFA0_CTS__MARK, FSICOSLDT1_MARK, | |
182 | FSICOBT_MARK, FSICIBT_MARK, FSIDOBT_MARK, FSIDIBT_MARK, | |
183 | FSICOLR_MARK, FSICILR_MARK, FSIDOLR_MARK, FSIDILR_MARK, | |
184 | FSICOSLD_MARK, PORT47_FSICSPDIF_MARK, | |
185 | FSICISLD_MARK, FSIDISLD_MARK, | |
186 | FSIACK_MARK, PORT49_IRDA_OUT_MARK, PORT49_IROUT_MARK, FSIAOMC_MARK, | |
187 | FSIAOLR_MARK, BBIF2_TSYNC2_MARK, TPU2TO2_MARK, FSIAILR_MARK, | |
188 | ||
189 | FSIAOBT_MARK, BBIF2_TSCK2_MARK, TPU2TO3_MARK, FSIAIBT_MARK, | |
190 | FSIAOSLD_MARK, BBIF2_TXD2_MARK, | |
191 | FSIASPDIF_MARK, PORT53_IRDA_IN_MARK, TPU3TO3_MARK, FSIBSPDIF_MARK, \ | |
192 | PORT53_FSICSPDIF_MARK, | |
193 | FSIBCK_MARK, PORT54_IRDA_FIRSEL_MARK, TPU3TO2_MARK, FSIBOMC_MARK, \ | |
194 | FSICCK_MARK, FSICOMC_MARK, | |
195 | FSIAISLD_MARK, TPU0TO0_MARK, | |
196 | A0_MARK, BS__MARK, | |
197 | A12_MARK, PORT58_KEYOUT7_MARK, TPU4TO2_MARK, | |
198 | A13_MARK, PORT59_KEYOUT6_MARK, TPU0TO1_MARK, | |
199 | A14_MARK, KEYOUT5_MARK, | |
200 | A15_MARK, KEYOUT4_MARK, | |
201 | A16_MARK, KEYOUT3_MARK, MSIOF0_SS1_MARK, | |
202 | A17_MARK, KEYOUT2_MARK, MSIOF0_TSYNC_MARK, | |
203 | A18_MARK, KEYOUT1_MARK, MSIOF0_TSCK_MARK, | |
204 | A19_MARK, KEYOUT0_MARK, MSIOF0_TXD_MARK, | |
205 | A20_MARK, KEYIN0_MARK, MSIOF0_RSCK_MARK, | |
206 | A21_MARK, KEYIN1_MARK, MSIOF0_RSYNC_MARK, | |
207 | A22_MARK, KEYIN2_MARK, MSIOF0_MCK0_MARK, | |
208 | A23_MARK, KEYIN3_MARK, MSIOF0_MCK1_MARK, | |
209 | A24_MARK, KEYIN4_MARK, MSIOF0_RXD_MARK, | |
210 | A25_MARK, KEYIN5_MARK, MSIOF0_SS2_MARK, | |
211 | A26_MARK, KEYIN6_MARK, | |
212 | KEYIN7_MARK, | |
213 | D0_NAF0_MARK, | |
214 | D1_NAF1_MARK, | |
215 | D2_NAF2_MARK, | |
216 | D3_NAF3_MARK, | |
217 | D4_NAF4_MARK, | |
218 | D5_NAF5_MARK, | |
219 | D6_NAF6_MARK, | |
220 | D7_NAF7_MARK, | |
221 | D8_NAF8_MARK, | |
222 | D9_NAF9_MARK, | |
223 | D10_NAF10_MARK, | |
224 | D11_NAF11_MARK, | |
225 | D12_NAF12_MARK, | |
226 | D13_NAF13_MARK, | |
227 | D14_NAF14_MARK, | |
228 | D15_NAF15_MARK, | |
229 | CS4__MARK, | |
230 | CS5A__MARK, PORT91_RDWR_MARK, | |
231 | CS5B__MARK, FCE1__MARK, | |
232 | CS6B__MARK, DACK0_MARK, | |
233 | FCE0__MARK, CS6A__MARK, | |
234 | WAIT__MARK, DREQ0_MARK, | |
235 | RD__FSC_MARK, | |
236 | WE0__FWE_MARK, RDWR_FWE_MARK, | |
237 | WE1__MARK, | |
238 | FRB_MARK, | |
239 | CKO_MARK, | |
240 | NBRSTOUT__MARK, | |
241 | NBRST__MARK, | |
242 | BBIF2_TXD_MARK, | |
243 | BBIF2_RXD_MARK, | |
244 | BBIF2_SYNC_MARK, | |
245 | BBIF2_SCK_MARK, | |
246 | SCIFA3_CTS__MARK, MFG3_IN2_MARK, | |
247 | SCIFA3_RXD_MARK, MFG3_IN1_MARK, | |
248 | BBIF1_SS2_MARK, SCIFA3_RTS__MARK, MFG3_OUT1_MARK, | |
249 | SCIFA3_TXD_MARK, | |
250 | HSI_RX_DATA_MARK, BBIF1_RXD_MARK, | |
251 | HSI_TX_WAKE_MARK, BBIF1_TSCK_MARK, | |
252 | HSI_TX_DATA_MARK, BBIF1_TSYNC_MARK, | |
253 | HSI_TX_READY_MARK, BBIF1_TXD_MARK, | |
254 | HSI_RX_READY_MARK, BBIF1_RSCK_MARK, PORT115_I2C_SCL2_MARK, \ | |
255 | PORT115_I2C_SCL3_MARK, | |
256 | HSI_RX_WAKE_MARK, BBIF1_RSYNC_MARK, PORT116_I2C_SDA2_MARK, \ | |
257 | PORT116_I2C_SDA3_MARK, | |
258 | HSI_RX_FLAG_MARK, BBIF1_SS1_MARK, BBIF1_FLOW_MARK, | |
259 | HSI_TX_FLAG_MARK, | |
260 | VIO_VD_MARK, PORT128_LCD2VSYN_MARK, VIO2_VD_MARK, LCD2D0_MARK, | |
261 | ||
262 | VIO_HD_MARK, PORT129_LCD2HSYN_MARK, PORT129_LCD2CS__MARK, \ | |
263 | VIO2_HD_MARK, LCD2D1_MARK, | |
264 | VIO_D0_MARK, PORT130_MSIOF2_RXD_MARK, LCD2D10_MARK, | |
265 | VIO_D1_MARK, PORT131_KEYOUT6_MARK, PORT131_MSIOF2_SS1_MARK, \ | |
266 | PORT131_KEYOUT11_MARK, LCD2D11_MARK, | |
267 | VIO_D2_MARK, PORT132_KEYOUT7_MARK, PORT132_MSIOF2_SS2_MARK, \ | |
268 | PORT132_KEYOUT10_MARK, LCD2D12_MARK, | |
269 | VIO_D3_MARK, MSIOF2_TSYNC_MARK, LCD2D13_MARK, | |
270 | VIO_D4_MARK, MSIOF2_TXD_MARK, LCD2D14_MARK, | |
271 | VIO_D5_MARK, MSIOF2_TSCK_MARK, LCD2D15_MARK, | |
272 | VIO_D6_MARK, PORT136_KEYOUT8_MARK, LCD2D16_MARK, | |
273 | VIO_D7_MARK, PORT137_KEYOUT9_MARK, LCD2D17_MARK, | |
274 | VIO_D8_MARK, PORT138_KEYOUT8_MARK, VIO2_D0_MARK, LCD2D6_MARK, | |
275 | VIO_D9_MARK, PORT139_KEYOUT9_MARK, VIO2_D1_MARK, LCD2D7_MARK, | |
276 | VIO_D10_MARK, TPU0TO2_MARK, VIO2_D2_MARK, LCD2D8_MARK, | |
277 | VIO_D11_MARK, TPU0TO3_MARK, VIO2_D3_MARK, LCD2D9_MARK, | |
278 | VIO_D12_MARK, PORT142_KEYOUT10_MARK, VIO2_D4_MARK, LCD2D2_MARK, | |
279 | VIO_D13_MARK, PORT143_KEYOUT11_MARK, PORT143_KEYOUT6_MARK, \ | |
280 | VIO2_D5_MARK, LCD2D3_MARK, | |
281 | VIO_D14_MARK, PORT144_KEYOUT7_MARK, VIO2_D6_MARK, LCD2D4_MARK, | |
282 | VIO_D15_MARK, TPU1TO3_MARK, PORT145_LCD2DISP_MARK, \ | |
283 | PORT145_LCD2RS_MARK, VIO2_D7_MARK, LCD2D5_MARK, | |
284 | VIO_CLK_MARK, LCD2DCK_MARK, PORT146_LCD2WR__MARK, VIO2_CLK_MARK, \ | |
285 | LCD2D18_MARK, | |
286 | VIO_FIELD_MARK, LCD2RD__MARK, VIO2_FIELD_MARK, LCD2D19_MARK, | |
287 | VIO_CKO_MARK, | |
288 | A27_MARK, PORT149_RDWR_MARK, MFG0_IN1_MARK, PORT149_KEYOUT9_MARK, | |
289 | MFG0_IN2_MARK, | |
290 | TS_SPSYNC3_MARK, MSIOF2_RSCK_MARK, | |
291 | TS_SDAT3_MARK, MSIOF2_RSYNC_MARK, | |
292 | TPU1TO2_MARK, TS_SDEN3_MARK, PORT153_MSIOF2_SS1_MARK, | |
293 | SCIFA2_TXD1_MARK, MSIOF2_MCK0_MARK, | |
294 | SCIFA2_RXD1_MARK, MSIOF2_MCK1_MARK, | |
295 | SCIFA2_RTS1__MARK, PORT156_MSIOF2_SS2_MARK, | |
296 | SCIFA2_CTS1__MARK, PORT157_MSIOF2_RXD_MARK, | |
297 | DINT__MARK, SCIFA2_SCK1_MARK, TS_SCK3_MARK, | |
298 | PORT159_SCIFB_SCK_MARK, PORT159_SCIFA5_SCK_MARK, NMI_MARK, | |
299 | PORT160_SCIFB_TXD_MARK, PORT160_SCIFA5_TXD_MARK, | |
300 | PORT161_SCIFB_CTS__MARK, PORT161_SCIFA5_CTS__MARK, | |
301 | PORT162_SCIFB_RXD_MARK, PORT162_SCIFA5_RXD_MARK, | |
302 | PORT163_SCIFB_RTS__MARK, PORT163_SCIFA5_RTS__MARK, TPU3TO0_MARK, | |
303 | LCDD0_MARK, | |
304 | LCDD1_MARK, PORT193_SCIFA5_CTS__MARK, BBIF2_TSYNC1_MARK, | |
305 | LCDD2_MARK, PORT194_SCIFA5_RTS__MARK, BBIF2_TSCK1_MARK, | |
306 | LCDD3_MARK, PORT195_SCIFA5_RXD_MARK, BBIF2_TXD1_MARK, | |
307 | LCDD4_MARK, PORT196_SCIFA5_TXD_MARK, | |
308 | LCDD5_MARK, PORT197_SCIFA5_SCK_MARK, MFG2_OUT2_MARK, TPU2TO1_MARK, | |
309 | LCDD6_MARK, | |
310 | LCDD7_MARK, TPU4TO1_MARK, MFG4_OUT2_MARK, | |
311 | LCDD8_MARK, D16_MARK, | |
312 | LCDD9_MARK, D17_MARK, | |
313 | LCDD10_MARK, D18_MARK, | |
314 | LCDD11_MARK, D19_MARK, | |
315 | LCDD12_MARK, D20_MARK, | |
316 | LCDD13_MARK, D21_MARK, | |
317 | LCDD14_MARK, D22_MARK, | |
318 | LCDD15_MARK, PORT207_MSIOF0L_SS1_MARK, D23_MARK, | |
319 | LCDD16_MARK, PORT208_MSIOF0L_SS2_MARK, D24_MARK, | |
320 | LCDD17_MARK, D25_MARK, | |
321 | LCDD18_MARK, DREQ2_MARK, PORT210_MSIOF0L_SS1_MARK, D26_MARK, | |
322 | LCDD19_MARK, PORT211_MSIOF0L_SS2_MARK, D27_MARK, | |
323 | LCDD20_MARK, TS_SPSYNC1_MARK, MSIOF0L_MCK0_MARK, D28_MARK, | |
324 | LCDD21_MARK, TS_SDAT1_MARK, MSIOF0L_MCK1_MARK, D29_MARK, | |
325 | LCDD22_MARK, TS_SDEN1_MARK, MSIOF0L_RSCK_MARK, D30_MARK, | |
326 | LCDD23_MARK, TS_SCK1_MARK, MSIOF0L_RSYNC_MARK, D31_MARK, | |
327 | LCDDCK_MARK, LCDWR__MARK, | |
328 | LCDRD__MARK, DACK2_MARK, PORT217_LCD2RS_MARK, MSIOF0L_TSYNC_MARK, \ | |
329 | VIO2_FIELD3_MARK, PORT217_LCD2DISP_MARK, | |
330 | LCDHSYN_MARK, LCDCS__MARK, LCDCS2__MARK, DACK3_MARK, \ | |
331 | PORT218_VIO_CKOR_MARK, | |
332 | LCDDISP_MARK, LCDRS_MARK, PORT219_LCD2WR__MARK, DREQ3_MARK, \ | |
333 | MSIOF0L_TSCK_MARK, VIO2_CLK3_MARK, LCD2DCK_2_MARK, | |
334 | LCDVSYN_MARK, LCDVSYN2_MARK, | |
335 | LCDLCLK_MARK, DREQ1_MARK, PORT221_LCD2CS__MARK, PWEN_MARK, \ | |
336 | MSIOF0L_RXD_MARK, VIO2_HD3_MARK, PORT221_LCD2HSYN_MARK, | |
337 | LCDDON_MARK, LCDDON2_MARK, DACK1_MARK, OVCN_MARK, MSIOF0L_TXD_MARK, \ | |
338 | VIO2_VD3_MARK, PORT222_LCD2VSYN_MARK, | |
339 | ||
340 | SCIFA1_TXD_MARK, OVCN2_MARK, | |
341 | EXTLP_MARK, SCIFA1_SCK_MARK, PORT226_VIO_CKO2_MARK, | |
342 | SCIFA1_RTS__MARK, IDIN_MARK, | |
343 | SCIFA1_RXD_MARK, | |
344 | SCIFA1_CTS__MARK, MFG1_IN1_MARK, | |
345 | MSIOF1_TXD_MARK, SCIFA2_TXD2_MARK, | |
346 | MSIOF1_TSYNC_MARK, SCIFA2_CTS2__MARK, | |
347 | MSIOF1_TSCK_MARK, SCIFA2_SCK2_MARK, | |
348 | MSIOF1_RXD_MARK, SCIFA2_RXD2_MARK, | |
349 | MSIOF1_RSCK_MARK, SCIFA2_RTS2__MARK, VIO2_CLK2_MARK, LCD2D20_MARK, | |
350 | MSIOF1_RSYNC_MARK, MFG1_IN2_MARK, VIO2_VD2_MARK, LCD2D21_MARK, | |
351 | MSIOF1_MCK0_MARK, PORT236_I2C_SDA2_MARK, | |
352 | MSIOF1_MCK1_MARK, PORT237_I2C_SCL2_MARK, | |
353 | MSIOF1_SS1_MARK, VIO2_FIELD2_MARK, LCD2D22_MARK, | |
354 | MSIOF1_SS2_MARK, VIO2_HD2_MARK, LCD2D23_MARK, | |
355 | SCIFA6_TXD_MARK, | |
356 | PORT241_IRDA_OUT_MARK, PORT241_IROUT_MARK, MFG4_OUT1_MARK, TPU4TO0_MARK, | |
357 | PORT242_IRDA_IN_MARK, MFG4_IN2_MARK, | |
358 | PORT243_IRDA_FIRSEL_MARK, PORT243_VIO_CKO2_MARK, | |
359 | PORT244_SCIFA5_CTS__MARK, MFG2_IN1_MARK, PORT244_SCIFB_CTS__MARK, \ | |
360 | MSIOF2R_RXD_MARK, | |
361 | PORT245_SCIFA5_RTS__MARK, MFG2_IN2_MARK, PORT245_SCIFB_RTS__MARK, \ | |
362 | MSIOF2R_TXD_MARK, | |
363 | PORT246_SCIFA5_RXD_MARK, MFG1_OUT1_MARK, PORT246_SCIFB_RXD_MARK, \ | |
364 | TPU1TO0_MARK, | |
365 | PORT247_SCIFA5_TXD_MARK, MFG3_OUT2_MARK, PORT247_SCIFB_TXD_MARK, \ | |
366 | TPU3TO1_MARK, | |
367 | PORT248_SCIFA5_SCK_MARK, MFG2_OUT1_MARK, PORT248_SCIFB_SCK_MARK, \ | |
368 | TPU2TO0_MARK, PORT248_I2C_SCL3_MARK, MSIOF2R_TSCK_MARK, | |
369 | PORT249_IROUT_MARK, MFG4_IN1_MARK, PORT249_I2C_SDA3_MARK, \ | |
370 | MSIOF2R_TSYNC_MARK, | |
371 | SDHICLK0_MARK, | |
372 | SDHICD0_MARK, | |
373 | SDHID0_0_MARK, | |
374 | SDHID0_1_MARK, | |
375 | SDHID0_2_MARK, | |
376 | SDHID0_3_MARK, | |
377 | SDHICMD0_MARK, | |
378 | SDHIWP0_MARK, | |
379 | SDHICLK1_MARK, | |
380 | SDHID1_0_MARK, TS_SPSYNC2_MARK, | |
381 | SDHID1_1_MARK, TS_SDAT2_MARK, | |
382 | SDHID1_2_MARK, TS_SDEN2_MARK, | |
383 | SDHID1_3_MARK, TS_SCK2_MARK, | |
384 | SDHICMD1_MARK, | |
385 | SDHICLK2_MARK, | |
386 | SDHID2_0_MARK, TS_SPSYNC4_MARK, | |
387 | SDHID2_1_MARK, TS_SDAT4_MARK, | |
388 | SDHID2_2_MARK, TS_SDEN4_MARK, | |
389 | SDHID2_3_MARK, TS_SCK4_MARK, | |
390 | SDHICMD2_MARK, | |
391 | MMCCLK0_MARK, | |
392 | MMCD0_0_MARK, | |
393 | MMCD0_1_MARK, | |
394 | MMCD0_2_MARK, | |
395 | MMCD0_3_MARK, | |
396 | MMCD0_4_MARK, TS_SPSYNC5_MARK, | |
397 | MMCD0_5_MARK, TS_SDAT5_MARK, | |
398 | MMCD0_6_MARK, TS_SDEN5_MARK, | |
399 | MMCD0_7_MARK, TS_SCK5_MARK, | |
400 | MMCCMD0_MARK, | |
401 | RESETOUTS__MARK, EXTAL2OUT_MARK, | |
402 | MCP_WAIT__MCP_FRB_MARK, | |
403 | MCP_CKO_MARK, MMCCLK1_MARK, | |
404 | MCP_D15_MCP_NAF15_MARK, | |
405 | MCP_D14_MCP_NAF14_MARK, | |
406 | MCP_D13_MCP_NAF13_MARK, | |
407 | MCP_D12_MCP_NAF12_MARK, | |
408 | MCP_D11_MCP_NAF11_MARK, | |
409 | MCP_D10_MCP_NAF10_MARK, | |
410 | MCP_D9_MCP_NAF9_MARK, | |
411 | MCP_D8_MCP_NAF8_MARK, MMCCMD1_MARK, | |
412 | MCP_D7_MCP_NAF7_MARK, MMCD1_7_MARK, | |
413 | ||
414 | MCP_D6_MCP_NAF6_MARK, MMCD1_6_MARK, | |
415 | MCP_D5_MCP_NAF5_MARK, MMCD1_5_MARK, | |
416 | MCP_D4_MCP_NAF4_MARK, MMCD1_4_MARK, | |
417 | MCP_D3_MCP_NAF3_MARK, MMCD1_3_MARK, | |
418 | MCP_D2_MCP_NAF2_MARK, MMCD1_2_MARK, | |
419 | MCP_D1_MCP_NAF1_MARK, MMCD1_1_MARK, | |
420 | MCP_D0_MCP_NAF0_MARK, MMCD1_0_MARK, | |
421 | MCP_NBRSTOUT__MARK, | |
422 | MCP_WE0__MCP_FWE_MARK, MCP_RDWR_MCP_FWE_MARK, | |
423 | ||
424 | /* MSEL2 special cases */ | |
425 | TSIF2_TS_XX1_MARK, | |
426 | TSIF2_TS_XX2_MARK, | |
427 | TSIF2_TS_XX3_MARK, | |
428 | TSIF2_TS_XX4_MARK, | |
429 | TSIF2_TS_XX5_MARK, | |
430 | TSIF1_TS_XX1_MARK, | |
431 | TSIF1_TS_XX2_MARK, | |
432 | TSIF1_TS_XX3_MARK, | |
433 | TSIF1_TS_XX4_MARK, | |
434 | TSIF1_TS_XX5_MARK, | |
435 | TSIF0_TS_XX1_MARK, | |
436 | TSIF0_TS_XX2_MARK, | |
437 | TSIF0_TS_XX3_MARK, | |
438 | TSIF0_TS_XX4_MARK, | |
439 | TSIF0_TS_XX5_MARK, | |
440 | MST1_TS_XX1_MARK, | |
441 | MST1_TS_XX2_MARK, | |
442 | MST1_TS_XX3_MARK, | |
443 | MST1_TS_XX4_MARK, | |
444 | MST1_TS_XX5_MARK, | |
445 | MST0_TS_XX1_MARK, | |
446 | MST0_TS_XX2_MARK, | |
447 | MST0_TS_XX3_MARK, | |
448 | MST0_TS_XX4_MARK, | |
449 | MST0_TS_XX5_MARK, | |
450 | ||
451 | /* MSEL3 special cases */ | |
452 | SDHI0_VCCQ_MC0_ON_MARK, | |
453 | SDHI0_VCCQ_MC0_OFF_MARK, | |
454 | DEBUG_MON_VIO_MARK, | |
455 | DEBUG_MON_LCDD_MARK, | |
456 | LCDC_LCDC0_MARK, | |
457 | LCDC_LCDC1_MARK, | |
458 | ||
459 | /* MSEL4 special cases */ | |
460 | IRQ9_MEM_INT_MARK, | |
461 | IRQ9_MCP_INT_MARK, | |
462 | A11_MARK, | |
463 | KEYOUT8_MARK, | |
464 | TPU4TO3_MARK, | |
465 | RESETA_N_PU_ON_MARK, | |
466 | RESETA_N_PU_OFF_MARK, | |
467 | EDBGREQ_PD_MARK, | |
468 | EDBGREQ_PU_MARK, | |
469 | ||
470 | /* Functions with pull-ups */ | |
471 | KEYIN0_PU_MARK, | |
472 | KEYIN1_PU_MARK, | |
473 | KEYIN2_PU_MARK, | |
474 | KEYIN3_PU_MARK, | |
475 | KEYIN4_PU_MARK, | |
476 | KEYIN5_PU_MARK, | |
477 | KEYIN6_PU_MARK, | |
478 | KEYIN7_PU_MARK, | |
479 | SDHICD0_PU_MARK, | |
480 | SDHID0_0_PU_MARK, | |
481 | SDHID0_1_PU_MARK, | |
482 | SDHID0_2_PU_MARK, | |
483 | SDHID0_3_PU_MARK, | |
484 | SDHICMD0_PU_MARK, | |
485 | SDHIWP0_PU_MARK, | |
486 | SDHID1_0_PU_MARK, | |
487 | SDHID1_1_PU_MARK, | |
488 | SDHID1_2_PU_MARK, | |
489 | SDHID1_3_PU_MARK, | |
490 | SDHICMD1_PU_MARK, | |
491 | SDHID2_0_PU_MARK, | |
492 | SDHID2_1_PU_MARK, | |
493 | SDHID2_2_PU_MARK, | |
494 | SDHID2_3_PU_MARK, | |
495 | SDHICMD2_PU_MARK, | |
496 | MMCCMD0_PU_MARK, | |
497 | MMCCMD1_PU_MARK, | |
498 | MMCD0_0_PU_MARK, | |
499 | MMCD0_1_PU_MARK, | |
500 | MMCD0_2_PU_MARK, | |
501 | MMCD0_3_PU_MARK, | |
502 | MMCD0_4_PU_MARK, | |
503 | MMCD0_5_PU_MARK, | |
504 | MMCD0_6_PU_MARK, | |
505 | MMCD0_7_PU_MARK, | |
506 | FSIBISLD_PU_MARK, | |
507 | FSIACK_PU_MARK, | |
508 | FSIAILR_PU_MARK, | |
509 | FSIAIBT_PU_MARK, | |
510 | FSIAISLD_PU_MARK, | |
511 | ||
512 | PINMUX_MARK_END, | |
513 | }; | |
514 | ||
515 | static unsigned short pinmux_data[] = { | |
516 | /* specify valid pin states for each pin in GPIO mode */ | |
517 | ||
518 | /* Table 25-1 (I/O and Pull U/D) */ | |
519 | PORT_DATA_I_PD(0), | |
520 | PORT_DATA_I_PU(1), | |
521 | PORT_DATA_I_PU(2), | |
522 | PORT_DATA_I_PU(3), | |
523 | PORT_DATA_I_PU(4), | |
524 | PORT_DATA_I_PU(5), | |
525 | PORT_DATA_I_PU(6), | |
526 | PORT_DATA_I_PU(7), | |
527 | PORT_DATA_I_PU(8), | |
528 | PORT_DATA_I_PD(9), | |
529 | PORT_DATA_I_PD(10), | |
530 | PORT_DATA_I_PU_PD(11), | |
531 | PORT_DATA_IO_PU_PD(12), | |
532 | PORT_DATA_IO_PU_PD(13), | |
533 | PORT_DATA_IO_PU_PD(14), | |
534 | PORT_DATA_IO_PU_PD(15), | |
535 | PORT_DATA_IO_PD(16), | |
536 | PORT_DATA_IO_PD(17), | |
537 | PORT_DATA_IO_PU(18), | |
538 | PORT_DATA_IO_PU(19), | |
539 | PORT_DATA_O(20), | |
540 | PORT_DATA_O(21), | |
541 | PORT_DATA_O(22), | |
542 | PORT_DATA_O(23), | |
543 | PORT_DATA_O(24), | |
544 | PORT_DATA_I_PD(25), | |
545 | PORT_DATA_I_PD(26), | |
546 | PORT_DATA_IO_PU(27), | |
547 | PORT_DATA_IO_PU(28), | |
548 | PORT_DATA_IO_PD(29), | |
549 | PORT_DATA_IO_PD(30), | |
550 | PORT_DATA_IO_PU(31), | |
551 | PORT_DATA_IO_PD(32), | |
552 | PORT_DATA_I_PU_PD(33), | |
553 | PORT_DATA_IO_PD(34), | |
554 | PORT_DATA_I_PU_PD(35), | |
555 | PORT_DATA_IO_PD(36), | |
556 | PORT_DATA_IO(37), | |
557 | PORT_DATA_O(38), | |
558 | PORT_DATA_I_PU(39), | |
559 | PORT_DATA_I_PU_PD(40), | |
560 | PORT_DATA_O(41), | |
561 | PORT_DATA_IO_PD(42), | |
562 | PORT_DATA_IO_PU_PD(43), | |
563 | PORT_DATA_IO_PU_PD(44), | |
564 | PORT_DATA_IO_PD(45), | |
565 | PORT_DATA_IO_PD(46), | |
566 | PORT_DATA_IO_PD(47), | |
567 | PORT_DATA_I_PD(48), | |
568 | PORT_DATA_IO_PU_PD(49), | |
569 | PORT_DATA_IO_PD(50), | |
570 | ||
571 | PORT_DATA_IO_PD(51), | |
572 | PORT_DATA_O(52), | |
573 | PORT_DATA_IO_PU_PD(53), | |
574 | PORT_DATA_IO_PU_PD(54), | |
575 | PORT_DATA_IO_PD(55), | |
576 | PORT_DATA_I_PU_PD(56), | |
577 | PORT_DATA_IO(57), | |
578 | PORT_DATA_IO(58), | |
579 | PORT_DATA_IO(59), | |
580 | PORT_DATA_IO(60), | |
581 | PORT_DATA_IO(61), | |
582 | PORT_DATA_IO_PD(62), | |
583 | PORT_DATA_IO_PD(63), | |
584 | PORT_DATA_IO_PU_PD(64), | |
585 | PORT_DATA_IO_PD(65), | |
586 | PORT_DATA_IO_PU_PD(66), | |
587 | PORT_DATA_IO_PU_PD(67), | |
588 | PORT_DATA_IO_PU_PD(68), | |
589 | PORT_DATA_IO_PU_PD(69), | |
590 | PORT_DATA_IO_PU_PD(70), | |
591 | PORT_DATA_IO_PU_PD(71), | |
592 | PORT_DATA_IO_PU_PD(72), | |
593 | PORT_DATA_I_PU_PD(73), | |
594 | PORT_DATA_IO_PU(74), | |
595 | PORT_DATA_IO_PU(75), | |
596 | PORT_DATA_IO_PU(76), | |
597 | PORT_DATA_IO_PU(77), | |
598 | PORT_DATA_IO_PU(78), | |
599 | PORT_DATA_IO_PU(79), | |
600 | PORT_DATA_IO_PU(80), | |
601 | PORT_DATA_IO_PU(81), | |
602 | PORT_DATA_IO_PU(82), | |
603 | PORT_DATA_IO_PU(83), | |
604 | PORT_DATA_IO_PU(84), | |
605 | PORT_DATA_IO_PU(85), | |
606 | PORT_DATA_IO_PU(86), | |
607 | PORT_DATA_IO_PU(87), | |
608 | PORT_DATA_IO_PU(88), | |
609 | PORT_DATA_IO_PU(89), | |
610 | PORT_DATA_O(90), | |
611 | PORT_DATA_IO_PU(91), | |
612 | PORT_DATA_O(92), | |
613 | PORT_DATA_IO_PU(93), | |
614 | PORT_DATA_O(94), | |
615 | PORT_DATA_I_PU_PD(95), | |
616 | PORT_DATA_IO(96), | |
617 | PORT_DATA_IO(97), | |
618 | PORT_DATA_IO(98), | |
619 | PORT_DATA_I_PU(99), | |
620 | PORT_DATA_O(100), | |
621 | PORT_DATA_O(101), | |
622 | PORT_DATA_I_PU(102), | |
623 | PORT_DATA_IO_PD(103), | |
624 | PORT_DATA_I_PU_PD(104), | |
625 | PORT_DATA_I_PD(105), | |
626 | PORT_DATA_I_PD(106), | |
627 | PORT_DATA_I_PU_PD(107), | |
628 | PORT_DATA_I_PU_PD(108), | |
629 | PORT_DATA_IO_PD(109), | |
630 | PORT_DATA_IO_PD(110), | |
631 | PORT_DATA_IO_PU_PD(111), | |
632 | PORT_DATA_IO_PU_PD(112), | |
633 | PORT_DATA_IO_PU_PD(113), | |
634 | PORT_DATA_IO_PD(114), | |
635 | PORT_DATA_IO_PU(115), | |
636 | PORT_DATA_IO_PU(116), | |
637 | PORT_DATA_IO_PU_PD(117), | |
638 | PORT_DATA_IO_PU_PD(118), | |
639 | PORT_DATA_IO_PD(128), | |
640 | ||
641 | PORT_DATA_IO_PD(129), | |
642 | PORT_DATA_IO_PU_PD(130), | |
643 | PORT_DATA_IO_PD(131), | |
644 | PORT_DATA_IO_PD(132), | |
645 | PORT_DATA_IO_PD(133), | |
646 | PORT_DATA_IO_PU_PD(134), | |
647 | PORT_DATA_IO_PU_PD(135), | |
648 | PORT_DATA_IO_PU_PD(136), | |
649 | PORT_DATA_IO_PU_PD(137), | |
650 | PORT_DATA_IO_PD(138), | |
651 | PORT_DATA_IO_PD(139), | |
652 | PORT_DATA_IO_PD(140), | |
653 | PORT_DATA_IO_PD(141), | |
654 | PORT_DATA_IO_PD(142), | |
655 | PORT_DATA_IO_PD(143), | |
656 | PORT_DATA_IO_PU_PD(144), | |
657 | PORT_DATA_IO_PD(145), | |
658 | PORT_DATA_IO_PU_PD(146), | |
659 | PORT_DATA_IO_PU_PD(147), | |
660 | PORT_DATA_IO_PU_PD(148), | |
661 | PORT_DATA_IO_PU_PD(149), | |
662 | PORT_DATA_I_PU_PD(150), | |
663 | PORT_DATA_IO_PU_PD(151), | |
664 | PORT_DATA_IO_PU_PD(152), | |
665 | PORT_DATA_IO_PD(153), | |
666 | PORT_DATA_IO_PD(154), | |
667 | PORT_DATA_I_PU_PD(155), | |
668 | PORT_DATA_IO_PU_PD(156), | |
669 | PORT_DATA_I_PD(157), | |
670 | PORT_DATA_IO_PD(158), | |
671 | PORT_DATA_IO_PU_PD(159), | |
672 | PORT_DATA_IO_PU_PD(160), | |
673 | PORT_DATA_I_PU_PD(161), | |
674 | PORT_DATA_I_PU_PD(162), | |
675 | PORT_DATA_IO_PU_PD(163), | |
676 | PORT_DATA_I_PU_PD(164), | |
677 | PORT_DATA_IO_PD(192), | |
678 | PORT_DATA_IO_PU_PD(193), | |
679 | PORT_DATA_IO_PD(194), | |
680 | PORT_DATA_IO_PU_PD(195), | |
681 | PORT_DATA_IO_PD(196), | |
682 | PORT_DATA_IO_PD(197), | |
683 | PORT_DATA_IO_PD(198), | |
684 | PORT_DATA_IO_PD(199), | |
685 | PORT_DATA_IO_PU_PD(200), | |
686 | PORT_DATA_IO_PU_PD(201), | |
687 | PORT_DATA_IO_PU_PD(202), | |
688 | PORT_DATA_IO_PU_PD(203), | |
689 | PORT_DATA_IO_PU_PD(204), | |
690 | PORT_DATA_IO_PU_PD(205), | |
691 | PORT_DATA_IO_PU_PD(206), | |
692 | PORT_DATA_IO_PD(207), | |
693 | PORT_DATA_IO_PD(208), | |
694 | PORT_DATA_IO_PD(209), | |
695 | PORT_DATA_IO_PD(210), | |
696 | PORT_DATA_IO_PD(211), | |
697 | PORT_DATA_IO_PD(212), | |
698 | PORT_DATA_IO_PD(213), | |
699 | PORT_DATA_IO_PU_PD(214), | |
700 | PORT_DATA_IO_PU_PD(215), | |
701 | PORT_DATA_IO_PD(216), | |
702 | PORT_DATA_IO_PD(217), | |
703 | PORT_DATA_O(218), | |
704 | PORT_DATA_IO_PD(219), | |
705 | PORT_DATA_IO_PD(220), | |
706 | PORT_DATA_IO_PU_PD(221), | |
707 | PORT_DATA_IO_PU_PD(222), | |
708 | PORT_DATA_I_PU_PD(223), | |
709 | PORT_DATA_I_PU_PD(224), | |
710 | ||
711 | PORT_DATA_IO_PU_PD(225), | |
712 | PORT_DATA_O(226), | |
713 | PORT_DATA_IO_PU_PD(227), | |
714 | PORT_DATA_I_PU_PD(228), | |
715 | PORT_DATA_I_PD(229), | |
716 | PORT_DATA_IO(230), | |
717 | PORT_DATA_IO_PU_PD(231), | |
718 | PORT_DATA_IO_PU_PD(232), | |
719 | PORT_DATA_I_PU_PD(233), | |
720 | PORT_DATA_IO_PU_PD(234), | |
721 | PORT_DATA_IO_PU_PD(235), | |
722 | PORT_DATA_IO_PU_PD(236), | |
723 | PORT_DATA_IO_PD(237), | |
724 | PORT_DATA_IO_PU_PD(238), | |
725 | PORT_DATA_IO_PU_PD(239), | |
726 | PORT_DATA_IO_PU_PD(240), | |
727 | PORT_DATA_O(241), | |
728 | PORT_DATA_I_PD(242), | |
729 | PORT_DATA_IO_PU_PD(243), | |
730 | PORT_DATA_IO_PU_PD(244), | |
731 | PORT_DATA_IO_PU_PD(245), | |
732 | PORT_DATA_IO_PU_PD(246), | |
733 | PORT_DATA_IO_PU_PD(247), | |
734 | PORT_DATA_IO_PU_PD(248), | |
735 | PORT_DATA_IO_PU_PD(249), | |
736 | PORT_DATA_IO_PU_PD(250), | |
737 | PORT_DATA_IO_PU_PD(251), | |
738 | PORT_DATA_IO_PU_PD(252), | |
739 | PORT_DATA_IO_PU_PD(253), | |
740 | PORT_DATA_IO_PU_PD(254), | |
741 | PORT_DATA_IO_PU_PD(255), | |
742 | PORT_DATA_IO_PU_PD(256), | |
743 | PORT_DATA_IO_PU_PD(257), | |
744 | PORT_DATA_IO_PU_PD(258), | |
745 | PORT_DATA_IO_PU_PD(259), | |
746 | PORT_DATA_IO_PU_PD(260), | |
747 | PORT_DATA_IO_PU_PD(261), | |
748 | PORT_DATA_IO_PU_PD(262), | |
749 | PORT_DATA_IO_PU_PD(263), | |
750 | PORT_DATA_IO_PU_PD(264), | |
751 | PORT_DATA_IO_PU_PD(265), | |
752 | PORT_DATA_IO_PU_PD(266), | |
753 | PORT_DATA_IO_PU_PD(267), | |
754 | PORT_DATA_IO_PU_PD(268), | |
755 | PORT_DATA_IO_PU_PD(269), | |
756 | PORT_DATA_IO_PU_PD(270), | |
757 | PORT_DATA_IO_PU_PD(271), | |
758 | PORT_DATA_IO_PU_PD(272), | |
759 | PORT_DATA_IO_PU_PD(273), | |
760 | PORT_DATA_IO_PU_PD(274), | |
761 | PORT_DATA_IO_PU_PD(275), | |
762 | PORT_DATA_IO_PU_PD(276), | |
763 | PORT_DATA_IO_PU_PD(277), | |
764 | PORT_DATA_IO_PU_PD(278), | |
765 | PORT_DATA_IO_PU_PD(279), | |
766 | PORT_DATA_IO_PU_PD(280), | |
767 | PORT_DATA_O(281), | |
768 | PORT_DATA_O(282), | |
769 | PORT_DATA_I_PU(288), | |
770 | PORT_DATA_IO_PU_PD(289), | |
771 | PORT_DATA_IO_PU_PD(290), | |
772 | PORT_DATA_IO_PU_PD(291), | |
773 | PORT_DATA_IO_PU_PD(292), | |
774 | PORT_DATA_IO_PU_PD(293), | |
775 | PORT_DATA_IO_PU_PD(294), | |
776 | PORT_DATA_IO_PU_PD(295), | |
777 | PORT_DATA_IO_PU_PD(296), | |
778 | PORT_DATA_IO_PU_PD(297), | |
779 | PORT_DATA_IO_PU_PD(298), | |
780 | ||
781 | PORT_DATA_IO_PU_PD(299), | |
782 | PORT_DATA_IO_PU_PD(300), | |
783 | PORT_DATA_IO_PU_PD(301), | |
784 | PORT_DATA_IO_PU_PD(302), | |
785 | PORT_DATA_IO_PU_PD(303), | |
786 | PORT_DATA_IO_PU_PD(304), | |
787 | PORT_DATA_IO_PU_PD(305), | |
788 | PORT_DATA_O(306), | |
789 | PORT_DATA_O(307), | |
790 | PORT_DATA_I_PU(308), | |
791 | PORT_DATA_O(309), | |
792 | ||
793 | /* Table 25-1 (Function 0-7) */ | |
794 | PINMUX_DATA(VBUS_0_MARK, PORT0_FN1), | |
795 | PINMUX_DATA(GPI0_MARK, PORT1_FN1), | |
796 | PINMUX_DATA(GPI1_MARK, PORT2_FN1), | |
797 | PINMUX_DATA(GPI2_MARK, PORT3_FN1), | |
798 | PINMUX_DATA(GPI3_MARK, PORT4_FN1), | |
799 | PINMUX_DATA(GPI4_MARK, PORT5_FN1), | |
800 | PINMUX_DATA(GPI5_MARK, PORT6_FN1), | |
801 | PINMUX_DATA(GPI6_MARK, PORT7_FN1), | |
802 | PINMUX_DATA(GPI7_MARK, PORT8_FN1), | |
803 | PINMUX_DATA(SCIFA7_RXD_MARK, PORT12_FN2), | |
804 | PINMUX_DATA(SCIFA7_CTS__MARK, PORT13_FN2), | |
805 | PINMUX_DATA(GPO7_MARK, PORT14_FN1), \ | |
806 | PINMUX_DATA(MFG0_OUT2_MARK, PORT14_FN4), | |
807 | PINMUX_DATA(GPO6_MARK, PORT15_FN1), \ | |
808 | PINMUX_DATA(MFG1_OUT2_MARK, PORT15_FN4), | |
809 | PINMUX_DATA(GPO5_MARK, PORT16_FN1), \ | |
810 | PINMUX_DATA(SCIFA0_SCK_MARK, PORT16_FN2), \ | |
811 | PINMUX_DATA(FSICOSLDT3_MARK, PORT16_FN3), \ | |
812 | PINMUX_DATA(PORT16_VIO_CKOR_MARK, PORT16_FN4), | |
813 | PINMUX_DATA(SCIFA0_TXD_MARK, PORT17_FN2), | |
814 | PINMUX_DATA(SCIFA7_TXD_MARK, PORT18_FN2), | |
815 | PINMUX_DATA(SCIFA7_RTS__MARK, PORT19_FN2), \ | |
816 | PINMUX_DATA(PORT19_VIO_CKO2_MARK, PORT19_FN3), | |
817 | PINMUX_DATA(GPO0_MARK, PORT20_FN1), | |
818 | PINMUX_DATA(GPO1_MARK, PORT21_FN1), | |
819 | PINMUX_DATA(GPO2_MARK, PORT22_FN1), \ | |
820 | PINMUX_DATA(STATUS0_MARK, PORT22_FN2), | |
821 | PINMUX_DATA(GPO3_MARK, PORT23_FN1), \ | |
822 | PINMUX_DATA(STATUS1_MARK, PORT23_FN2), | |
823 | PINMUX_DATA(GPO4_MARK, PORT24_FN1), \ | |
824 | PINMUX_DATA(STATUS2_MARK, PORT24_FN2), | |
825 | PINMUX_DATA(VINT_MARK, PORT25_FN1), | |
826 | PINMUX_DATA(TCKON_MARK, PORT26_FN1), | |
827 | PINMUX_DATA(XDVFS1_MARK, PORT27_FN1), \ | |
828 | PINMUX_DATA(PORT27_I2C_SCL2_MARK, PORT27_FN2, MSEL2CR_MSEL17_0, | |
829 | MSEL2CR_MSEL16_1), \ | |
830 | PINMUX_DATA(PORT27_I2C_SCL3_MARK, PORT27_FN3, MSEL2CR_MSEL19_0, | |
831 | MSEL2CR_MSEL18_1), \ | |
832 | PINMUX_DATA(MFG0_OUT1_MARK, PORT27_FN4), \ | |
833 | PINMUX_DATA(PORT27_IROUT_MARK, PORT27_FN7), | |
834 | PINMUX_DATA(XDVFS2_MARK, PORT28_FN1), \ | |
835 | PINMUX_DATA(PORT28_I2C_SDA2_MARK, PORT28_FN2, MSEL2CR_MSEL17_0, | |
836 | MSEL2CR_MSEL16_1), \ | |
837 | PINMUX_DATA(PORT28_I2C_SDA3_MARK, PORT28_FN3, MSEL2CR_MSEL19_0, | |
838 | MSEL2CR_MSEL18_1), \ | |
839 | PINMUX_DATA(PORT28_TPU1TO1_MARK, PORT28_FN7), | |
840 | PINMUX_DATA(SIM_RST_MARK, PORT29_FN1), \ | |
841 | PINMUX_DATA(PORT29_TPU1TO1_MARK, PORT29_FN4), | |
842 | PINMUX_DATA(SIM_CLK_MARK, PORT30_FN1), \ | |
843 | PINMUX_DATA(PORT30_VIO_CKOR_MARK, PORT30_FN4), | |
844 | PINMUX_DATA(SIM_D_MARK, PORT31_FN1), \ | |
845 | PINMUX_DATA(PORT31_IROUT_MARK, PORT31_FN4), | |
846 | PINMUX_DATA(SCIFA4_TXD_MARK, PORT32_FN2), | |
847 | PINMUX_DATA(SCIFA4_RXD_MARK, PORT33_FN2), \ | |
848 | PINMUX_DATA(XWUP_MARK, PORT33_FN3), | |
849 | PINMUX_DATA(SCIFA4_RTS__MARK, PORT34_FN2), | |
850 | PINMUX_DATA(SCIFA4_CTS__MARK, PORT35_FN2), | |
851 | PINMUX_DATA(FSIBOBT_MARK, PORT36_FN1), \ | |
852 | PINMUX_DATA(FSIBIBT_MARK, PORT36_FN2), | |
853 | PINMUX_DATA(FSIBOLR_MARK, PORT37_FN1), \ | |
854 | PINMUX_DATA(FSIBILR_MARK, PORT37_FN2), | |
855 | PINMUX_DATA(FSIBOSLD_MARK, PORT38_FN1), | |
856 | PINMUX_DATA(FSIBISLD_MARK, PORT39_FN1), | |
857 | PINMUX_DATA(VACK_MARK, PORT40_FN1), | |
858 | PINMUX_DATA(XTAL1L_MARK, PORT41_FN1), | |
859 | PINMUX_DATA(SCIFA0_RTS__MARK, PORT42_FN2), \ | |
860 | PINMUX_DATA(FSICOSLDT2_MARK, PORT42_FN3), | |
861 | PINMUX_DATA(SCIFA0_RXD_MARK, PORT43_FN2), | |
862 | PINMUX_DATA(SCIFA0_CTS__MARK, PORT44_FN2), \ | |
863 | PINMUX_DATA(FSICOSLDT1_MARK, PORT44_FN3), | |
864 | PINMUX_DATA(FSICOBT_MARK, PORT45_FN1), \ | |
865 | PINMUX_DATA(FSICIBT_MARK, PORT45_FN2), \ | |
866 | PINMUX_DATA(FSIDOBT_MARK, PORT45_FN3), \ | |
867 | PINMUX_DATA(FSIDIBT_MARK, PORT45_FN4), | |
868 | PINMUX_DATA(FSICOLR_MARK, PORT46_FN1), \ | |
869 | PINMUX_DATA(FSICILR_MARK, PORT46_FN2), \ | |
870 | PINMUX_DATA(FSIDOLR_MARK, PORT46_FN3), \ | |
871 | PINMUX_DATA(FSIDILR_MARK, PORT46_FN4), | |
872 | PINMUX_DATA(FSICOSLD_MARK, PORT47_FN1), \ | |
873 | PINMUX_DATA(PORT47_FSICSPDIF_MARK, PORT47_FN2), | |
874 | PINMUX_DATA(FSICISLD_MARK, PORT48_FN1), \ | |
875 | PINMUX_DATA(FSIDISLD_MARK, PORT48_FN3), | |
876 | PINMUX_DATA(FSIACK_MARK, PORT49_FN1), \ | |
877 | PINMUX_DATA(PORT49_IRDA_OUT_MARK, PORT49_FN2, MSEL4CR_MSEL19_1), \ | |
878 | PINMUX_DATA(PORT49_IROUT_MARK, PORT49_FN4), \ | |
879 | PINMUX_DATA(FSIAOMC_MARK, PORT49_FN5), | |
880 | PINMUX_DATA(FSIAOLR_MARK, PORT50_FN1), \ | |
881 | PINMUX_DATA(BBIF2_TSYNC2_MARK, PORT50_FN2), \ | |
882 | PINMUX_DATA(TPU2TO2_MARK, PORT50_FN3), \ | |
883 | PINMUX_DATA(FSIAILR_MARK, PORT50_FN5), | |
884 | ||
885 | PINMUX_DATA(FSIAOBT_MARK, PORT51_FN1), \ | |
886 | PINMUX_DATA(BBIF2_TSCK2_MARK, PORT51_FN2), \ | |
887 | PINMUX_DATA(TPU2TO3_MARK, PORT51_FN3), \ | |
888 | PINMUX_DATA(FSIAIBT_MARK, PORT51_FN5), | |
889 | PINMUX_DATA(FSIAOSLD_MARK, PORT52_FN1), \ | |
890 | PINMUX_DATA(BBIF2_TXD2_MARK, PORT52_FN2), | |
891 | PINMUX_DATA(FSIASPDIF_MARK, PORT53_FN1), \ | |
892 | PINMUX_DATA(PORT53_IRDA_IN_MARK, PORT53_FN2, MSEL4CR_MSEL19_1), \ | |
893 | PINMUX_DATA(TPU3TO3_MARK, PORT53_FN3), \ | |
894 | PINMUX_DATA(FSIBSPDIF_MARK, PORT53_FN5), \ | |
895 | PINMUX_DATA(PORT53_FSICSPDIF_MARK, PORT53_FN6), | |
896 | PINMUX_DATA(FSIBCK_MARK, PORT54_FN1), \ | |
897 | PINMUX_DATA(PORT54_IRDA_FIRSEL_MARK, PORT54_FN2, MSEL4CR_MSEL19_1), \ | |
898 | PINMUX_DATA(TPU3TO2_MARK, PORT54_FN3), \ | |
899 | PINMUX_DATA(FSIBOMC_MARK, PORT54_FN5), \ | |
900 | PINMUX_DATA(FSICCK_MARK, PORT54_FN6), \ | |
901 | PINMUX_DATA(FSICOMC_MARK, PORT54_FN7), | |
902 | PINMUX_DATA(FSIAISLD_MARK, PORT55_FN1), \ | |
903 | PINMUX_DATA(TPU0TO0_MARK, PORT55_FN3), | |
904 | PINMUX_DATA(A0_MARK, PORT57_FN1), \ | |
905 | PINMUX_DATA(BS__MARK, PORT57_FN2), | |
906 | PINMUX_DATA(A12_MARK, PORT58_FN1), \ | |
907 | PINMUX_DATA(PORT58_KEYOUT7_MARK, PORT58_FN2), \ | |
908 | PINMUX_DATA(TPU4TO2_MARK, PORT58_FN4), | |
909 | PINMUX_DATA(A13_MARK, PORT59_FN1), \ | |
910 | PINMUX_DATA(PORT59_KEYOUT6_MARK, PORT59_FN2), \ | |
911 | PINMUX_DATA(TPU0TO1_MARK, PORT59_FN4), | |
912 | PINMUX_DATA(A14_MARK, PORT60_FN1), \ | |
913 | PINMUX_DATA(KEYOUT5_MARK, PORT60_FN2), | |
914 | PINMUX_DATA(A15_MARK, PORT61_FN1), \ | |
915 | PINMUX_DATA(KEYOUT4_MARK, PORT61_FN2), | |
916 | PINMUX_DATA(A16_MARK, PORT62_FN1), \ | |
917 | PINMUX_DATA(KEYOUT3_MARK, PORT62_FN2), \ | |
918 | PINMUX_DATA(MSIOF0_SS1_MARK, PORT62_FN4, MSEL3CR_MSEL11_0), | |
919 | PINMUX_DATA(A17_MARK, PORT63_FN1), \ | |
920 | PINMUX_DATA(KEYOUT2_MARK, PORT63_FN2), \ | |
921 | PINMUX_DATA(MSIOF0_TSYNC_MARK, PORT63_FN4, MSEL3CR_MSEL11_0), | |
922 | PINMUX_DATA(A18_MARK, PORT64_FN1), \ | |
923 | PINMUX_DATA(KEYOUT1_MARK, PORT64_FN2), \ | |
924 | PINMUX_DATA(MSIOF0_TSCK_MARK, PORT64_FN4, MSEL3CR_MSEL11_0), | |
925 | PINMUX_DATA(A19_MARK, PORT65_FN1), \ | |
926 | PINMUX_DATA(KEYOUT0_MARK, PORT65_FN2), \ | |
927 | PINMUX_DATA(MSIOF0_TXD_MARK, PORT65_FN4, MSEL3CR_MSEL11_0), | |
928 | PINMUX_DATA(A20_MARK, PORT66_FN1), \ | |
929 | PINMUX_DATA(KEYIN0_MARK, PORT66_FN2), \ | |
930 | PINMUX_DATA(MSIOF0_RSCK_MARK, PORT66_FN4, MSEL3CR_MSEL11_0), | |
931 | PINMUX_DATA(A21_MARK, PORT67_FN1), \ | |
932 | PINMUX_DATA(KEYIN1_MARK, PORT67_FN2), \ | |
933 | PINMUX_DATA(MSIOF0_RSYNC_MARK, PORT67_FN4, MSEL3CR_MSEL11_0), | |
934 | PINMUX_DATA(A22_MARK, PORT68_FN1), \ | |
935 | PINMUX_DATA(KEYIN2_MARK, PORT68_FN2), \ | |
936 | PINMUX_DATA(MSIOF0_MCK0_MARK, PORT68_FN4, MSEL3CR_MSEL11_0), | |
937 | PINMUX_DATA(A23_MARK, PORT69_FN1), \ | |
938 | PINMUX_DATA(KEYIN3_MARK, PORT69_FN2), \ | |
939 | PINMUX_DATA(MSIOF0_MCK1_MARK, PORT69_FN4, MSEL3CR_MSEL11_0), | |
940 | PINMUX_DATA(A24_MARK, PORT70_FN1), \ | |
941 | PINMUX_DATA(KEYIN4_MARK, PORT70_FN2), \ | |
942 | PINMUX_DATA(MSIOF0_RXD_MARK, PORT70_FN4, MSEL3CR_MSEL11_0), | |
943 | PINMUX_DATA(A25_MARK, PORT71_FN1), \ | |
944 | PINMUX_DATA(KEYIN5_MARK, PORT71_FN2), \ | |
945 | PINMUX_DATA(MSIOF0_SS2_MARK, PORT71_FN4, MSEL3CR_MSEL11_0), | |
946 | PINMUX_DATA(A26_MARK, PORT72_FN1), \ | |
947 | PINMUX_DATA(KEYIN6_MARK, PORT72_FN2), | |
948 | PINMUX_DATA(KEYIN7_MARK, PORT73_FN2), | |
949 | PINMUX_DATA(D0_NAF0_MARK, PORT74_FN1), | |
950 | PINMUX_DATA(D1_NAF1_MARK, PORT75_FN1), | |
951 | PINMUX_DATA(D2_NAF2_MARK, PORT76_FN1), | |
952 | PINMUX_DATA(D3_NAF3_MARK, PORT77_FN1), | |
953 | PINMUX_DATA(D4_NAF4_MARK, PORT78_FN1), | |
954 | PINMUX_DATA(D5_NAF5_MARK, PORT79_FN1), | |
955 | PINMUX_DATA(D6_NAF6_MARK, PORT80_FN1), | |
956 | PINMUX_DATA(D7_NAF7_MARK, PORT81_FN1), | |
957 | PINMUX_DATA(D8_NAF8_MARK, PORT82_FN1), | |
958 | PINMUX_DATA(D9_NAF9_MARK, PORT83_FN1), | |
959 | PINMUX_DATA(D10_NAF10_MARK, PORT84_FN1), | |
960 | PINMUX_DATA(D11_NAF11_MARK, PORT85_FN1), | |
961 | PINMUX_DATA(D12_NAF12_MARK, PORT86_FN1), | |
962 | PINMUX_DATA(D13_NAF13_MARK, PORT87_FN1), | |
963 | PINMUX_DATA(D14_NAF14_MARK, PORT88_FN1), | |
964 | PINMUX_DATA(D15_NAF15_MARK, PORT89_FN1), | |
965 | PINMUX_DATA(CS4__MARK, PORT90_FN1), | |
966 | PINMUX_DATA(CS5A__MARK, PORT91_FN1), \ | |
967 | PINMUX_DATA(PORT91_RDWR_MARK, PORT91_FN2), | |
968 | PINMUX_DATA(CS5B__MARK, PORT92_FN1), \ | |
969 | PINMUX_DATA(FCE1__MARK, PORT92_FN2), | |
970 | PINMUX_DATA(CS6B__MARK, PORT93_FN1), \ | |
971 | PINMUX_DATA(DACK0_MARK, PORT93_FN4), | |
972 | PINMUX_DATA(FCE0__MARK, PORT94_FN1), \ | |
973 | PINMUX_DATA(CS6A__MARK, PORT94_FN2), | |
974 | PINMUX_DATA(WAIT__MARK, PORT95_FN1), \ | |
975 | PINMUX_DATA(DREQ0_MARK, PORT95_FN2), | |
976 | PINMUX_DATA(RD__FSC_MARK, PORT96_FN1), | |
977 | PINMUX_DATA(WE0__FWE_MARK, PORT97_FN1), \ | |
978 | PINMUX_DATA(RDWR_FWE_MARK, PORT97_FN2), | |
979 | PINMUX_DATA(WE1__MARK, PORT98_FN1), | |
980 | PINMUX_DATA(FRB_MARK, PORT99_FN1), | |
981 | PINMUX_DATA(CKO_MARK, PORT100_FN1), | |
982 | PINMUX_DATA(NBRSTOUT__MARK, PORT101_FN1), | |
983 | PINMUX_DATA(NBRST__MARK, PORT102_FN1), | |
984 | PINMUX_DATA(BBIF2_TXD_MARK, PORT103_FN3), | |
985 | PINMUX_DATA(BBIF2_RXD_MARK, PORT104_FN3), | |
986 | PINMUX_DATA(BBIF2_SYNC_MARK, PORT105_FN3), | |
987 | PINMUX_DATA(BBIF2_SCK_MARK, PORT106_FN3), | |
988 | PINMUX_DATA(SCIFA3_CTS__MARK, PORT107_FN3), \ | |
989 | PINMUX_DATA(MFG3_IN2_MARK, PORT107_FN4), | |
990 | PINMUX_DATA(SCIFA3_RXD_MARK, PORT108_FN3), \ | |
991 | PINMUX_DATA(MFG3_IN1_MARK, PORT108_FN4), | |
992 | PINMUX_DATA(BBIF1_SS2_MARK, PORT109_FN2), \ | |
993 | PINMUX_DATA(SCIFA3_RTS__MARK, PORT109_FN3), \ | |
994 | PINMUX_DATA(MFG3_OUT1_MARK, PORT109_FN4), | |
995 | PINMUX_DATA(SCIFA3_TXD_MARK, PORT110_FN3), | |
996 | PINMUX_DATA(HSI_RX_DATA_MARK, PORT111_FN1), \ | |
997 | PINMUX_DATA(BBIF1_RXD_MARK, PORT111_FN3), | |
998 | PINMUX_DATA(HSI_TX_WAKE_MARK, PORT112_FN1), \ | |
999 | PINMUX_DATA(BBIF1_TSCK_MARK, PORT112_FN3), | |
1000 | PINMUX_DATA(HSI_TX_DATA_MARK, PORT113_FN1), \ | |
1001 | PINMUX_DATA(BBIF1_TSYNC_MARK, PORT113_FN3), | |
1002 | PINMUX_DATA(HSI_TX_READY_MARK, PORT114_FN1), \ | |
1003 | PINMUX_DATA(BBIF1_TXD_MARK, PORT114_FN3), | |
1004 | PINMUX_DATA(HSI_RX_READY_MARK, PORT115_FN1), \ | |
1005 | PINMUX_DATA(BBIF1_RSCK_MARK, PORT115_FN3), \ | |
1006 | PINMUX_DATA(PORT115_I2C_SCL2_MARK, PORT115_FN5, MSEL2CR_MSEL17_1), \ | |
1007 | PINMUX_DATA(PORT115_I2C_SCL3_MARK, PORT115_FN6, MSEL2CR_MSEL19_1), | |
1008 | PINMUX_DATA(HSI_RX_WAKE_MARK, PORT116_FN1), \ | |
1009 | PINMUX_DATA(BBIF1_RSYNC_MARK, PORT116_FN3), \ | |
1010 | PINMUX_DATA(PORT116_I2C_SDA2_MARK, PORT116_FN5, MSEL2CR_MSEL17_1), \ | |
1011 | PINMUX_DATA(PORT116_I2C_SDA3_MARK, PORT116_FN6, MSEL2CR_MSEL19_1), | |
1012 | PINMUX_DATA(HSI_RX_FLAG_MARK, PORT117_FN1), \ | |
1013 | PINMUX_DATA(BBIF1_SS1_MARK, PORT117_FN2), \ | |
1014 | PINMUX_DATA(BBIF1_FLOW_MARK, PORT117_FN3), | |
1015 | PINMUX_DATA(HSI_TX_FLAG_MARK, PORT118_FN1), | |
1016 | PINMUX_DATA(VIO_VD_MARK, PORT128_FN1), \ | |
1017 | PINMUX_DATA(PORT128_LCD2VSYN_MARK, PORT128_FN4, MSEL3CR_MSEL2_0), \ | |
1018 | PINMUX_DATA(VIO2_VD_MARK, PORT128_FN6, MSEL4CR_MSEL27_0), \ | |
1019 | PINMUX_DATA(LCD2D0_MARK, PORT128_FN7), | |
1020 | ||
1021 | PINMUX_DATA(VIO_HD_MARK, PORT129_FN1), \ | |
1022 | PINMUX_DATA(PORT129_LCD2HSYN_MARK, PORT129_FN4), \ | |
1023 | PINMUX_DATA(PORT129_LCD2CS__MARK, PORT129_FN5), \ | |
1024 | PINMUX_DATA(VIO2_HD_MARK, PORT129_FN6, MSEL4CR_MSEL27_0), \ | |
1025 | PINMUX_DATA(LCD2D1_MARK, PORT129_FN7), | |
1026 | PINMUX_DATA(VIO_D0_MARK, PORT130_FN1), \ | |
1027 | PINMUX_DATA(PORT130_MSIOF2_RXD_MARK, PORT130_FN3, MSEL4CR_MSEL11_0, | |
1028 | MSEL4CR_MSEL10_1), \ | |
1029 | PINMUX_DATA(LCD2D10_MARK, PORT130_FN7), | |
1030 | PINMUX_DATA(VIO_D1_MARK, PORT131_FN1), \ | |
1031 | PINMUX_DATA(PORT131_KEYOUT6_MARK, PORT131_FN2), \ | |
1032 | PINMUX_DATA(PORT131_MSIOF2_SS1_MARK, PORT131_FN3), \ | |
1033 | PINMUX_DATA(PORT131_KEYOUT11_MARK, PORT131_FN4), \ | |
1034 | PINMUX_DATA(LCD2D11_MARK, PORT131_FN7), | |
1035 | PINMUX_DATA(VIO_D2_MARK, PORT132_FN1), \ | |
1036 | PINMUX_DATA(PORT132_KEYOUT7_MARK, PORT132_FN2), \ | |
1037 | PINMUX_DATA(PORT132_MSIOF2_SS2_MARK, PORT132_FN3), \ | |
1038 | PINMUX_DATA(PORT132_KEYOUT10_MARK, PORT132_FN4), \ | |
1039 | PINMUX_DATA(LCD2D12_MARK, PORT132_FN7), | |
1040 | PINMUX_DATA(VIO_D3_MARK, PORT133_FN1), \ | |
1041 | PINMUX_DATA(MSIOF2_TSYNC_MARK, PORT133_FN3, MSEL4CR_MSEL11_0), \ | |
1042 | PINMUX_DATA(LCD2D13_MARK, PORT133_FN7), | |
1043 | PINMUX_DATA(VIO_D4_MARK, PORT134_FN1), \ | |
1044 | PINMUX_DATA(MSIOF2_TXD_MARK, PORT134_FN3, MSEL4CR_MSEL11_0), \ | |
1045 | PINMUX_DATA(LCD2D14_MARK, PORT134_FN7), | |
1046 | PINMUX_DATA(VIO_D5_MARK, PORT135_FN1), \ | |
1047 | PINMUX_DATA(MSIOF2_TSCK_MARK, PORT135_FN3, MSEL4CR_MSEL11_0), \ | |
1048 | PINMUX_DATA(LCD2D15_MARK, PORT135_FN7), | |
1049 | PINMUX_DATA(VIO_D6_MARK, PORT136_FN1), \ | |
1050 | PINMUX_DATA(PORT136_KEYOUT8_MARK, PORT136_FN2), \ | |
1051 | PINMUX_DATA(LCD2D16_MARK, PORT136_FN7), | |
1052 | PINMUX_DATA(VIO_D7_MARK, PORT137_FN1), \ | |
1053 | PINMUX_DATA(PORT137_KEYOUT9_MARK, PORT137_FN2), \ | |
1054 | PINMUX_DATA(LCD2D17_MARK, PORT137_FN7), | |
1055 | PINMUX_DATA(VIO_D8_MARK, PORT138_FN1), \ | |
1056 | PINMUX_DATA(PORT138_KEYOUT8_MARK, PORT138_FN2), \ | |
1057 | PINMUX_DATA(VIO2_D0_MARK, PORT138_FN6), \ | |
1058 | PINMUX_DATA(LCD2D6_MARK, PORT138_FN7), | |
1059 | PINMUX_DATA(VIO_D9_MARK, PORT139_FN1), \ | |
1060 | PINMUX_DATA(PORT139_KEYOUT9_MARK, PORT139_FN2), \ | |
1061 | PINMUX_DATA(VIO2_D1_MARK, PORT139_FN6), \ | |
1062 | PINMUX_DATA(LCD2D7_MARK, PORT139_FN7), | |
1063 | PINMUX_DATA(VIO_D10_MARK, PORT140_FN1), \ | |
1064 | PINMUX_DATA(TPU0TO2_MARK, PORT140_FN4), \ | |
1065 | PINMUX_DATA(VIO2_D2_MARK, PORT140_FN6), \ | |
1066 | PINMUX_DATA(LCD2D8_MARK, PORT140_FN7), | |
1067 | PINMUX_DATA(VIO_D11_MARK, PORT141_FN1), \ | |
1068 | PINMUX_DATA(TPU0TO3_MARK, PORT141_FN4), \ | |
1069 | PINMUX_DATA(VIO2_D3_MARK, PORT141_FN6), \ | |
1070 | PINMUX_DATA(LCD2D9_MARK, PORT141_FN7), | |
1071 | PINMUX_DATA(VIO_D12_MARK, PORT142_FN1), \ | |
1072 | PINMUX_DATA(PORT142_KEYOUT10_MARK, PORT142_FN2), \ | |
1073 | PINMUX_DATA(VIO2_D4_MARK, PORT142_FN6), \ | |
1074 | PINMUX_DATA(LCD2D2_MARK, PORT142_FN7), | |
1075 | PINMUX_DATA(VIO_D13_MARK, PORT143_FN1), \ | |
1076 | PINMUX_DATA(PORT143_KEYOUT11_MARK, PORT143_FN2), \ | |
1077 | PINMUX_DATA(PORT143_KEYOUT6_MARK, PORT143_FN3), \ | |
1078 | PINMUX_DATA(VIO2_D5_MARK, PORT143_FN6), \ | |
1079 | PINMUX_DATA(LCD2D3_MARK, PORT143_FN7), | |
1080 | PINMUX_DATA(VIO_D14_MARK, PORT144_FN1), \ | |
1081 | PINMUX_DATA(PORT144_KEYOUT7_MARK, PORT144_FN2), \ | |
1082 | PINMUX_DATA(VIO2_D6_MARK, PORT144_FN6), \ | |
1083 | PINMUX_DATA(LCD2D4_MARK, PORT144_FN7), | |
1084 | PINMUX_DATA(VIO_D15_MARK, PORT145_FN1), \ | |
1085 | PINMUX_DATA(TPU1TO3_MARK, PORT145_FN3), \ | |
1086 | PINMUX_DATA(PORT145_LCD2DISP_MARK, PORT145_FN4), \ | |
1087 | PINMUX_DATA(PORT145_LCD2RS_MARK, PORT145_FN5), \ | |
1088 | PINMUX_DATA(VIO2_D7_MARK, PORT145_FN6), \ | |
1089 | PINMUX_DATA(LCD2D5_MARK, PORT145_FN7), | |
1090 | PINMUX_DATA(VIO_CLK_MARK, PORT146_FN1), \ | |
1091 | PINMUX_DATA(LCD2DCK_MARK, PORT146_FN4), \ | |
1092 | PINMUX_DATA(PORT146_LCD2WR__MARK, PORT146_FN5), \ | |
1093 | PINMUX_DATA(VIO2_CLK_MARK, PORT146_FN6, MSEL4CR_MSEL27_0), \ | |
1094 | PINMUX_DATA(LCD2D18_MARK, PORT146_FN7), | |
1095 | PINMUX_DATA(VIO_FIELD_MARK, PORT147_FN1), \ | |
1096 | PINMUX_DATA(LCD2RD__MARK, PORT147_FN4), \ | |
1097 | PINMUX_DATA(VIO2_FIELD_MARK, PORT147_FN6, MSEL4CR_MSEL27_0), \ | |
1098 | PINMUX_DATA(LCD2D19_MARK, PORT147_FN7), | |
1099 | PINMUX_DATA(VIO_CKO_MARK, PORT148_FN1), | |
1100 | PINMUX_DATA(A27_MARK, PORT149_FN1), \ | |
1101 | PINMUX_DATA(PORT149_RDWR_MARK, PORT149_FN2), \ | |
1102 | PINMUX_DATA(MFG0_IN1_MARK, PORT149_FN3), \ | |
1103 | PINMUX_DATA(PORT149_KEYOUT9_MARK, PORT149_FN4), | |
1104 | PINMUX_DATA(MFG0_IN2_MARK, PORT150_FN3), | |
1105 | PINMUX_DATA(TS_SPSYNC3_MARK, PORT151_FN4), \ | |
1106 | PINMUX_DATA(MSIOF2_RSCK_MARK, PORT151_FN5), | |
1107 | PINMUX_DATA(TS_SDAT3_MARK, PORT152_FN4), \ | |
1108 | PINMUX_DATA(MSIOF2_RSYNC_MARK, PORT152_FN5), | |
1109 | PINMUX_DATA(TPU1TO2_MARK, PORT153_FN3), \ | |
1110 | PINMUX_DATA(TS_SDEN3_MARK, PORT153_FN4), \ | |
1111 | PINMUX_DATA(PORT153_MSIOF2_SS1_MARK, PORT153_FN5), | |
1112 | PINMUX_DATA(SCIFA2_TXD1_MARK, PORT154_FN2, MSEL3CR_MSEL9_0), \ | |
1113 | PINMUX_DATA(MSIOF2_MCK0_MARK, PORT154_FN5), | |
1114 | PINMUX_DATA(SCIFA2_RXD1_MARK, PORT155_FN2, MSEL3CR_MSEL9_0), \ | |
1115 | PINMUX_DATA(MSIOF2_MCK1_MARK, PORT155_FN5), | |
1116 | PINMUX_DATA(SCIFA2_RTS1__MARK, PORT156_FN2, MSEL3CR_MSEL9_0), \ | |
1117 | PINMUX_DATA(PORT156_MSIOF2_SS2_MARK, PORT156_FN5), | |
1118 | PINMUX_DATA(SCIFA2_CTS1__MARK, PORT157_FN2, MSEL3CR_MSEL9_0), \ | |
1119 | PINMUX_DATA(PORT157_MSIOF2_RXD_MARK, PORT157_FN5, MSEL4CR_MSEL11_0, | |
1120 | MSEL4CR_MSEL10_0), | |
1121 | PINMUX_DATA(DINT__MARK, PORT158_FN1), \ | |
1122 | PINMUX_DATA(SCIFA2_SCK1_MARK, PORT158_FN2, MSEL3CR_MSEL9_0), \ | |
1123 | PINMUX_DATA(TS_SCK3_MARK, PORT158_FN4), | |
1124 | PINMUX_DATA(PORT159_SCIFB_SCK_MARK, PORT159_FN1, MSEL4CR_MSEL22_0), \ | |
1125 | PINMUX_DATA(PORT159_SCIFA5_SCK_MARK, PORT159_FN2, MSEL4CR_MSEL21_1), \ | |
1126 | PINMUX_DATA(NMI_MARK, PORT159_FN3), | |
1127 | PINMUX_DATA(PORT160_SCIFB_TXD_MARK, PORT160_FN1, MSEL4CR_MSEL22_0), \ | |
1128 | PINMUX_DATA(PORT160_SCIFA5_TXD_MARK, PORT160_FN2, MSEL4CR_MSEL21_1), | |
1129 | PINMUX_DATA(PORT161_SCIFB_CTS__MARK, PORT161_FN1, MSEL4CR_MSEL22_0), \ | |
1130 | PINMUX_DATA(PORT161_SCIFA5_CTS__MARK, PORT161_FN2, MSEL4CR_MSEL21_1), | |
1131 | PINMUX_DATA(PORT162_SCIFB_RXD_MARK, PORT162_FN1, MSEL4CR_MSEL22_0), \ | |
1132 | PINMUX_DATA(PORT162_SCIFA5_RXD_MARK, PORT162_FN2, MSEL4CR_MSEL21_1), | |
1133 | PINMUX_DATA(PORT163_SCIFB_RTS__MARK, PORT163_FN1, MSEL4CR_MSEL22_0), \ | |
1134 | PINMUX_DATA(PORT163_SCIFA5_RTS__MARK, PORT163_FN2, MSEL4CR_MSEL21_1), \ | |
1135 | PINMUX_DATA(TPU3TO0_MARK, PORT163_FN5), | |
1136 | PINMUX_DATA(LCDD0_MARK, PORT192_FN1), | |
1137 | PINMUX_DATA(LCDD1_MARK, PORT193_FN1), \ | |
1138 | PINMUX_DATA(PORT193_SCIFA5_CTS__MARK, PORT193_FN3, MSEL4CR_MSEL21_0, | |
1139 | MSEL4CR_MSEL20_1), \ | |
1140 | PINMUX_DATA(BBIF2_TSYNC1_MARK, PORT193_FN5), | |
1141 | PINMUX_DATA(LCDD2_MARK, PORT194_FN1), \ | |
1142 | PINMUX_DATA(PORT194_SCIFA5_RTS__MARK, PORT194_FN3, MSEL4CR_MSEL21_0, | |
1143 | MSEL4CR_MSEL20_1), \ | |
1144 | PINMUX_DATA(BBIF2_TSCK1_MARK, PORT194_FN5), | |
1145 | PINMUX_DATA(LCDD3_MARK, PORT195_FN1), \ | |
1146 | PINMUX_DATA(PORT195_SCIFA5_RXD_MARK, PORT195_FN3, MSEL4CR_MSEL21_0, | |
1147 | MSEL4CR_MSEL20_1), \ | |
1148 | PINMUX_DATA(BBIF2_TXD1_MARK, PORT195_FN5), | |
1149 | PINMUX_DATA(LCDD4_MARK, PORT196_FN1), \ | |
1150 | PINMUX_DATA(PORT196_SCIFA5_TXD_MARK, PORT196_FN3, MSEL4CR_MSEL21_0, | |
1151 | MSEL4CR_MSEL20_1), | |
1152 | PINMUX_DATA(LCDD5_MARK, PORT197_FN1), \ | |
1153 | PINMUX_DATA(PORT197_SCIFA5_SCK_MARK, PORT197_FN3, MSEL4CR_MSEL21_0, | |
1154 | MSEL4CR_MSEL20_1), \ | |
1155 | PINMUX_DATA(MFG2_OUT2_MARK, PORT197_FN5), \ | |
1156 | PINMUX_DATA(TPU2TO1_MARK, PORT197_FN7), | |
1157 | PINMUX_DATA(LCDD6_MARK, PORT198_FN1), | |
1158 | PINMUX_DATA(LCDD7_MARK, PORT199_FN1), \ | |
1159 | PINMUX_DATA(TPU4TO1_MARK, PORT199_FN2), \ | |
1160 | PINMUX_DATA(MFG4_OUT2_MARK, PORT199_FN5), | |
1161 | PINMUX_DATA(LCDD8_MARK, PORT200_FN1), \ | |
1162 | PINMUX_DATA(D16_MARK, PORT200_FN6), | |
1163 | PINMUX_DATA(LCDD9_MARK, PORT201_FN1), \ | |
1164 | PINMUX_DATA(D17_MARK, PORT201_FN6), | |
1165 | PINMUX_DATA(LCDD10_MARK, PORT202_FN1), \ | |
1166 | PINMUX_DATA(D18_MARK, PORT202_FN6), | |
1167 | PINMUX_DATA(LCDD11_MARK, PORT203_FN1), \ | |
1168 | PINMUX_DATA(D19_MARK, PORT203_FN6), | |
1169 | PINMUX_DATA(LCDD12_MARK, PORT204_FN1), \ | |
1170 | PINMUX_DATA(D20_MARK, PORT204_FN6), | |
1171 | PINMUX_DATA(LCDD13_MARK, PORT205_FN1), \ | |
1172 | PINMUX_DATA(D21_MARK, PORT205_FN6), | |
1173 | PINMUX_DATA(LCDD14_MARK, PORT206_FN1), \ | |
1174 | PINMUX_DATA(D22_MARK, PORT206_FN6), | |
1175 | PINMUX_DATA(LCDD15_MARK, PORT207_FN1), \ | |
1176 | PINMUX_DATA(PORT207_MSIOF0L_SS1_MARK, PORT207_FN2, MSEL3CR_MSEL11_1), \ | |
1177 | PINMUX_DATA(D23_MARK, PORT207_FN6), | |
1178 | PINMUX_DATA(LCDD16_MARK, PORT208_FN1), \ | |
1179 | PINMUX_DATA(PORT208_MSIOF0L_SS2_MARK, PORT208_FN2, MSEL3CR_MSEL11_1), \ | |
1180 | PINMUX_DATA(D24_MARK, PORT208_FN6), | |
1181 | PINMUX_DATA(LCDD17_MARK, PORT209_FN1), \ | |
1182 | PINMUX_DATA(D25_MARK, PORT209_FN6), | |
1183 | PINMUX_DATA(LCDD18_MARK, PORT210_FN1), \ | |
1184 | PINMUX_DATA(DREQ2_MARK, PORT210_FN2), \ | |
1185 | PINMUX_DATA(PORT210_MSIOF0L_SS1_MARK, PORT210_FN5, MSEL3CR_MSEL11_1), \ | |
1186 | PINMUX_DATA(D26_MARK, PORT210_FN6), | |
1187 | PINMUX_DATA(LCDD19_MARK, PORT211_FN1), \ | |
1188 | PINMUX_DATA(PORT211_MSIOF0L_SS2_MARK, PORT211_FN5, MSEL3CR_MSEL11_1), \ | |
1189 | PINMUX_DATA(D27_MARK, PORT211_FN6), | |
1190 | PINMUX_DATA(LCDD20_MARK, PORT212_FN1), \ | |
1191 | PINMUX_DATA(TS_SPSYNC1_MARK, PORT212_FN2), \ | |
1192 | PINMUX_DATA(MSIOF0L_MCK0_MARK, PORT212_FN5, MSEL3CR_MSEL11_1), \ | |
1193 | PINMUX_DATA(D28_MARK, PORT212_FN6), | |
1194 | PINMUX_DATA(LCDD21_MARK, PORT213_FN1), \ | |
1195 | PINMUX_DATA(TS_SDAT1_MARK, PORT213_FN2), \ | |
1196 | PINMUX_DATA(MSIOF0L_MCK1_MARK, PORT213_FN5, MSEL3CR_MSEL11_1), \ | |
1197 | PINMUX_DATA(D29_MARK, PORT213_FN6), | |
1198 | PINMUX_DATA(LCDD22_MARK, PORT214_FN1), \ | |
1199 | PINMUX_DATA(TS_SDEN1_MARK, PORT214_FN2), \ | |
1200 | PINMUX_DATA(MSIOF0L_RSCK_MARK, PORT214_FN5, MSEL3CR_MSEL11_1), \ | |
1201 | PINMUX_DATA(D30_MARK, PORT214_FN6), | |
1202 | PINMUX_DATA(LCDD23_MARK, PORT215_FN1), \ | |
1203 | PINMUX_DATA(TS_SCK1_MARK, PORT215_FN2), \ | |
1204 | PINMUX_DATA(MSIOF0L_RSYNC_MARK, PORT215_FN5, MSEL3CR_MSEL11_1), \ | |
1205 | PINMUX_DATA(D31_MARK, PORT215_FN6), | |
1206 | PINMUX_DATA(LCDDCK_MARK, PORT216_FN1), \ | |
1207 | PINMUX_DATA(LCDWR__MARK, PORT216_FN2), | |
1208 | PINMUX_DATA(LCDRD__MARK, PORT217_FN1), \ | |
1209 | PINMUX_DATA(DACK2_MARK, PORT217_FN2), \ | |
1210 | PINMUX_DATA(PORT217_LCD2RS_MARK, PORT217_FN3), \ | |
1211 | PINMUX_DATA(MSIOF0L_TSYNC_MARK, PORT217_FN5, MSEL3CR_MSEL11_1), \ | |
1212 | PINMUX_DATA(VIO2_FIELD3_MARK, PORT217_FN6, MSEL4CR_MSEL27_1, | |
1213 | MSEL4CR_MSEL26_1), \ | |
1214 | PINMUX_DATA(PORT217_LCD2DISP_MARK, PORT217_FN7), | |
1215 | PINMUX_DATA(LCDHSYN_MARK, PORT218_FN1), \ | |
1216 | PINMUX_DATA(LCDCS__MARK, PORT218_FN2), \ | |
1217 | PINMUX_DATA(LCDCS2__MARK, PORT218_FN3), \ | |
1218 | PINMUX_DATA(DACK3_MARK, PORT218_FN4), \ | |
1219 | PINMUX_DATA(PORT218_VIO_CKOR_MARK, PORT218_FN5), | |
1220 | PINMUX_DATA(LCDDISP_MARK, PORT219_FN1), \ | |
1221 | PINMUX_DATA(LCDRS_MARK, PORT219_FN2), \ | |
1222 | PINMUX_DATA(PORT219_LCD2WR__MARK, PORT219_FN3), \ | |
1223 | PINMUX_DATA(DREQ3_MARK, PORT219_FN4), \ | |
1224 | PINMUX_DATA(MSIOF0L_TSCK_MARK, PORT219_FN5, MSEL3CR_MSEL11_1), \ | |
1225 | PINMUX_DATA(VIO2_CLK3_MARK, PORT219_FN6, MSEL4CR_MSEL27_1, | |
1226 | MSEL4CR_MSEL26_1), \ | |
1227 | PINMUX_DATA(LCD2DCK_2_MARK, PORT219_FN7), | |
1228 | PINMUX_DATA(LCDVSYN_MARK, PORT220_FN1), \ | |
1229 | PINMUX_DATA(LCDVSYN2_MARK, PORT220_FN2), | |
1230 | PINMUX_DATA(LCDLCLK_MARK, PORT221_FN1), \ | |
1231 | PINMUX_DATA(DREQ1_MARK, PORT221_FN2), \ | |
1232 | PINMUX_DATA(PORT221_LCD2CS__MARK, PORT221_FN3), \ | |
1233 | PINMUX_DATA(PWEN_MARK, PORT221_FN4), \ | |
1234 | PINMUX_DATA(MSIOF0L_RXD_MARK, PORT221_FN5, MSEL3CR_MSEL11_1), \ | |
1235 | PINMUX_DATA(VIO2_HD3_MARK, PORT221_FN6, MSEL4CR_MSEL27_1, | |
1236 | MSEL4CR_MSEL26_1), \ | |
1237 | PINMUX_DATA(PORT221_LCD2HSYN_MARK, PORT221_FN7), | |
1238 | PINMUX_DATA(LCDDON_MARK, PORT222_FN1), \ | |
1239 | PINMUX_DATA(LCDDON2_MARK, PORT222_FN2), \ | |
1240 | PINMUX_DATA(DACK1_MARK, PORT222_FN3), \ | |
1241 | PINMUX_DATA(OVCN_MARK, PORT222_FN4), \ | |
1242 | PINMUX_DATA(MSIOF0L_TXD_MARK, PORT222_FN5, MSEL3CR_MSEL11_1), \ | |
1243 | PINMUX_DATA(VIO2_VD3_MARK, PORT222_FN6, MSEL4CR_MSEL27_1, | |
1244 | MSEL4CR_MSEL26_1), \ | |
1245 | PINMUX_DATA(PORT222_LCD2VSYN_MARK, PORT222_FN7, MSEL3CR_MSEL2_1), | |
1246 | ||
1247 | PINMUX_DATA(SCIFA1_TXD_MARK, PORT225_FN2), \ | |
1248 | PINMUX_DATA(OVCN2_MARK, PORT225_FN4), | |
1249 | PINMUX_DATA(EXTLP_MARK, PORT226_FN1), \ | |
1250 | PINMUX_DATA(SCIFA1_SCK_MARK, PORT226_FN2), \ | |
1251 | PINMUX_DATA(PORT226_VIO_CKO2_MARK, PORT226_FN5), | |
1252 | PINMUX_DATA(SCIFA1_RTS__MARK, PORT227_FN2), \ | |
1253 | PINMUX_DATA(IDIN_MARK, PORT227_FN4), | |
1254 | PINMUX_DATA(SCIFA1_RXD_MARK, PORT228_FN2), | |
1255 | PINMUX_DATA(SCIFA1_CTS__MARK, PORT229_FN2), \ | |
1256 | PINMUX_DATA(MFG1_IN1_MARK, PORT229_FN3), | |
1257 | PINMUX_DATA(MSIOF1_TXD_MARK, PORT230_FN1), \ | |
1258 | PINMUX_DATA(SCIFA2_TXD2_MARK, PORT230_FN2, MSEL3CR_MSEL9_1), | |
1259 | PINMUX_DATA(MSIOF1_TSYNC_MARK, PORT231_FN1), \ | |
1260 | PINMUX_DATA(SCIFA2_CTS2__MARK, PORT231_FN2, MSEL3CR_MSEL9_1), | |
1261 | PINMUX_DATA(MSIOF1_TSCK_MARK, PORT232_FN1), \ | |
1262 | PINMUX_DATA(SCIFA2_SCK2_MARK, PORT232_FN2, MSEL3CR_MSEL9_1), | |
1263 | PINMUX_DATA(MSIOF1_RXD_MARK, PORT233_FN1), \ | |
1264 | PINMUX_DATA(SCIFA2_RXD2_MARK, PORT233_FN2, MSEL3CR_MSEL9_1), | |
1265 | PINMUX_DATA(MSIOF1_RSCK_MARK, PORT234_FN1), \ | |
1266 | PINMUX_DATA(SCIFA2_RTS2__MARK, PORT234_FN2, MSEL3CR_MSEL9_1), \ | |
1267 | PINMUX_DATA(VIO2_CLK2_MARK, PORT234_FN6, MSEL4CR_MSEL27_1, | |
1268 | MSEL4CR_MSEL26_0), \ | |
1269 | PINMUX_DATA(LCD2D20_MARK, PORT234_FN7), | |
1270 | PINMUX_DATA(MSIOF1_RSYNC_MARK, PORT235_FN1), \ | |
1271 | PINMUX_DATA(MFG1_IN2_MARK, PORT235_FN3), \ | |
1272 | PINMUX_DATA(VIO2_VD2_MARK, PORT235_FN6, MSEL4CR_MSEL27_1, | |
1273 | MSEL4CR_MSEL26_0), \ | |
1274 | PINMUX_DATA(LCD2D21_MARK, PORT235_FN7), | |
1275 | PINMUX_DATA(MSIOF1_MCK0_MARK, PORT236_FN1), \ | |
1276 | PINMUX_DATA(PORT236_I2C_SDA2_MARK, PORT236_FN2, MSEL2CR_MSEL17_0, | |
1277 | MSEL2CR_MSEL16_0), | |
1278 | PINMUX_DATA(MSIOF1_MCK1_MARK, PORT237_FN1), \ | |
1279 | PINMUX_DATA(PORT237_I2C_SCL2_MARK, PORT237_FN2, MSEL2CR_MSEL17_0, | |
1280 | MSEL2CR_MSEL16_0), | |
1281 | PINMUX_DATA(MSIOF1_SS1_MARK, PORT238_FN1), \ | |
1282 | PINMUX_DATA(VIO2_FIELD2_MARK, PORT238_FN6, MSEL4CR_MSEL27_1, | |
1283 | MSEL4CR_MSEL26_0), \ | |
1284 | PINMUX_DATA(LCD2D22_MARK, PORT238_FN7), | |
1285 | PINMUX_DATA(MSIOF1_SS2_MARK, PORT239_FN1), \ | |
1286 | PINMUX_DATA(VIO2_HD2_MARK, PORT239_FN6, MSEL4CR_MSEL27_1, | |
1287 | MSEL4CR_MSEL26_0), \ | |
1288 | PINMUX_DATA(LCD2D23_MARK, PORT239_FN7), | |
1289 | PINMUX_DATA(SCIFA6_TXD_MARK, PORT240_FN1), | |
1290 | PINMUX_DATA(PORT241_IRDA_OUT_MARK, PORT241_FN1, MSEL4CR_MSEL19_0), \ | |
1291 | PINMUX_DATA(PORT241_IROUT_MARK, PORT241_FN2), \ | |
1292 | PINMUX_DATA(MFG4_OUT1_MARK, PORT241_FN3), \ | |
1293 | PINMUX_DATA(TPU4TO0_MARK, PORT241_FN4), | |
1294 | PINMUX_DATA(PORT242_IRDA_IN_MARK, PORT242_FN1, MSEL4CR_MSEL19_0), \ | |
1295 | PINMUX_DATA(MFG4_IN2_MARK, PORT242_FN3), | |
1296 | PINMUX_DATA(PORT243_IRDA_FIRSEL_MARK, PORT243_FN1, MSEL4CR_MSEL19_0), \ | |
1297 | PINMUX_DATA(PORT243_VIO_CKO2_MARK, PORT243_FN2), | |
1298 | PINMUX_DATA(PORT244_SCIFA5_CTS__MARK, PORT244_FN1, MSEL4CR_MSEL21_0, | |
1299 | MSEL4CR_MSEL20_0), \ | |
1300 | PINMUX_DATA(MFG2_IN1_MARK, PORT244_FN2), \ | |
1301 | PINMUX_DATA(PORT244_SCIFB_CTS__MARK, PORT244_FN3, MSEL4CR_MSEL22_1), \ | |
1302 | PINMUX_DATA(MSIOF2R_RXD_MARK, PORT244_FN7, MSEL4CR_MSEL11_1), | |
1303 | PINMUX_DATA(PORT245_SCIFA5_RTS__MARK, PORT245_FN1, MSEL4CR_MSEL21_0, | |
1304 | MSEL4CR_MSEL20_0), \ | |
1305 | PINMUX_DATA(MFG2_IN2_MARK, PORT245_FN2), \ | |
1306 | PINMUX_DATA(PORT245_SCIFB_RTS__MARK, PORT245_FN3, MSEL4CR_MSEL22_1), \ | |
1307 | PINMUX_DATA(MSIOF2R_TXD_MARK, PORT245_FN7, MSEL4CR_MSEL11_1), | |
1308 | PINMUX_DATA(PORT246_SCIFA5_RXD_MARK, PORT246_FN1, MSEL4CR_MSEL21_0, | |
1309 | MSEL4CR_MSEL20_0), \ | |
1310 | PINMUX_DATA(MFG1_OUT1_MARK, PORT246_FN2), \ | |
1311 | PINMUX_DATA(PORT246_SCIFB_RXD_MARK, PORT246_FN3, MSEL4CR_MSEL22_1), \ | |
1312 | PINMUX_DATA(TPU1TO0_MARK, PORT246_FN4), | |
1313 | PINMUX_DATA(PORT247_SCIFA5_TXD_MARK, PORT247_FN1, MSEL4CR_MSEL21_0, | |
1314 | MSEL4CR_MSEL20_0), \ | |
1315 | PINMUX_DATA(MFG3_OUT2_MARK, PORT247_FN2), \ | |
1316 | PINMUX_DATA(PORT247_SCIFB_TXD_MARK, PORT247_FN3, MSEL4CR_MSEL22_1), \ | |
1317 | PINMUX_DATA(TPU3TO1_MARK, PORT247_FN4), | |
1318 | PINMUX_DATA(PORT248_SCIFA5_SCK_MARK, PORT248_FN1, MSEL4CR_MSEL21_0, | |
1319 | MSEL4CR_MSEL20_0), \ | |
1320 | PINMUX_DATA(MFG2_OUT1_MARK, PORT248_FN2), \ | |
1321 | PINMUX_DATA(PORT248_SCIFB_SCK_MARK, PORT248_FN3, MSEL4CR_MSEL22_1), \ | |
1322 | PINMUX_DATA(TPU2TO0_MARK, PORT248_FN4), \ | |
1323 | PINMUX_DATA(PORT248_I2C_SCL3_MARK, PORT248_FN5, MSEL2CR_MSEL19_0, | |
1324 | MSEL2CR_MSEL18_0), \ | |
1325 | PINMUX_DATA(MSIOF2R_TSCK_MARK, PORT248_FN7, MSEL4CR_MSEL11_1), | |
1326 | PINMUX_DATA(PORT249_IROUT_MARK, PORT249_FN1), \ | |
1327 | PINMUX_DATA(MFG4_IN1_MARK, PORT249_FN2), \ | |
1328 | PINMUX_DATA(PORT249_I2C_SDA3_MARK, PORT249_FN5, MSEL2CR_MSEL19_0, | |
1329 | MSEL2CR_MSEL18_0), \ | |
1330 | PINMUX_DATA(MSIOF2R_TSYNC_MARK, PORT249_FN7, MSEL4CR_MSEL11_1), | |
1331 | PINMUX_DATA(SDHICLK0_MARK, PORT250_FN1), | |
1332 | PINMUX_DATA(SDHICD0_MARK, PORT251_FN1), | |
1333 | PINMUX_DATA(SDHID0_0_MARK, PORT252_FN1), | |
1334 | PINMUX_DATA(SDHID0_1_MARK, PORT253_FN1), | |
1335 | PINMUX_DATA(SDHID0_2_MARK, PORT254_FN1), | |
1336 | PINMUX_DATA(SDHID0_3_MARK, PORT255_FN1), | |
1337 | PINMUX_DATA(SDHICMD0_MARK, PORT256_FN1), | |
1338 | PINMUX_DATA(SDHIWP0_MARK, PORT257_FN1), | |
1339 | PINMUX_DATA(SDHICLK1_MARK, PORT258_FN1), | |
1340 | PINMUX_DATA(SDHID1_0_MARK, PORT259_FN1), \ | |
1341 | PINMUX_DATA(TS_SPSYNC2_MARK, PORT259_FN3), | |
1342 | PINMUX_DATA(SDHID1_1_MARK, PORT260_FN1), \ | |
1343 | PINMUX_DATA(TS_SDAT2_MARK, PORT260_FN3), | |
1344 | PINMUX_DATA(SDHID1_2_MARK, PORT261_FN1), \ | |
1345 | PINMUX_DATA(TS_SDEN2_MARK, PORT261_FN3), | |
1346 | PINMUX_DATA(SDHID1_3_MARK, PORT262_FN1), \ | |
1347 | PINMUX_DATA(TS_SCK2_MARK, PORT262_FN3), | |
1348 | PINMUX_DATA(SDHICMD1_MARK, PORT263_FN1), | |
1349 | PINMUX_DATA(SDHICLK2_MARK, PORT264_FN1), | |
1350 | PINMUX_DATA(SDHID2_0_MARK, PORT265_FN1), \ | |
1351 | PINMUX_DATA(TS_SPSYNC4_MARK, PORT265_FN3), | |
1352 | PINMUX_DATA(SDHID2_1_MARK, PORT266_FN1), \ | |
1353 | PINMUX_DATA(TS_SDAT4_MARK, PORT266_FN3), | |
1354 | PINMUX_DATA(SDHID2_2_MARK, PORT267_FN1), \ | |
1355 | PINMUX_DATA(TS_SDEN4_MARK, PORT267_FN3), | |
1356 | PINMUX_DATA(SDHID2_3_MARK, PORT268_FN1), \ | |
1357 | PINMUX_DATA(TS_SCK4_MARK, PORT268_FN3), | |
1358 | PINMUX_DATA(SDHICMD2_MARK, PORT269_FN1), | |
1359 | PINMUX_DATA(MMCCLK0_MARK, PORT270_FN1, MSEL4CR_MSEL15_0), | |
1360 | PINMUX_DATA(MMCD0_0_MARK, PORT271_FN1, PORT271_IN_PU, | |
1361 | MSEL4CR_MSEL15_0), | |
1362 | PINMUX_DATA(MMCD0_1_MARK, PORT272_FN1, PORT272_IN_PU, | |
1363 | MSEL4CR_MSEL15_0), | |
1364 | PINMUX_DATA(MMCD0_2_MARK, PORT273_FN1, PORT273_IN_PU, | |
1365 | MSEL4CR_MSEL15_0), | |
1366 | PINMUX_DATA(MMCD0_3_MARK, PORT274_FN1, PORT274_IN_PU, | |
1367 | MSEL4CR_MSEL15_0), | |
1368 | PINMUX_DATA(MMCD0_4_MARK, PORT275_FN1, PORT275_IN_PU, | |
1369 | MSEL4CR_MSEL15_0), \ | |
1370 | PINMUX_DATA(TS_SPSYNC5_MARK, PORT275_FN3), | |
1371 | PINMUX_DATA(MMCD0_5_MARK, PORT276_FN1, PORT276_IN_PU, | |
1372 | MSEL4CR_MSEL15_0), \ | |
1373 | PINMUX_DATA(TS_SDAT5_MARK, PORT276_FN3), | |
1374 | PINMUX_DATA(MMCD0_6_MARK, PORT277_FN1, PORT277_IN_PU, | |
1375 | MSEL4CR_MSEL15_0), \ | |
1376 | PINMUX_DATA(TS_SDEN5_MARK, PORT277_FN3), | |
1377 | PINMUX_DATA(MMCD0_7_MARK, PORT278_FN1, PORT278_IN_PU, | |
1378 | MSEL4CR_MSEL15_0), \ | |
1379 | PINMUX_DATA(TS_SCK5_MARK, PORT278_FN3), | |
1380 | PINMUX_DATA(MMCCMD0_MARK, PORT279_FN1, PORT279_IN_PU, | |
1381 | MSEL4CR_MSEL15_0), | |
1382 | PINMUX_DATA(RESETOUTS__MARK, PORT281_FN1), \ | |
1383 | PINMUX_DATA(EXTAL2OUT_MARK, PORT281_FN2), | |
1384 | PINMUX_DATA(MCP_WAIT__MCP_FRB_MARK, PORT288_FN1), | |
1385 | PINMUX_DATA(MCP_CKO_MARK, PORT289_FN1), \ | |
1386 | PINMUX_DATA(MMCCLK1_MARK, PORT289_FN2, MSEL4CR_MSEL15_1), | |
1387 | PINMUX_DATA(MCP_D15_MCP_NAF15_MARK, PORT290_FN1), | |
1388 | PINMUX_DATA(MCP_D14_MCP_NAF14_MARK, PORT291_FN1), | |
1389 | PINMUX_DATA(MCP_D13_MCP_NAF13_MARK, PORT292_FN1), | |
1390 | PINMUX_DATA(MCP_D12_MCP_NAF12_MARK, PORT293_FN1), | |
1391 | PINMUX_DATA(MCP_D11_MCP_NAF11_MARK, PORT294_FN1), | |
1392 | PINMUX_DATA(MCP_D10_MCP_NAF10_MARK, PORT295_FN1), | |
1393 | PINMUX_DATA(MCP_D9_MCP_NAF9_MARK, PORT296_FN1), | |
1394 | PINMUX_DATA(MCP_D8_MCP_NAF8_MARK, PORT297_FN1), \ | |
1395 | PINMUX_DATA(MMCCMD1_MARK, PORT297_FN2, MSEL4CR_MSEL15_1), | |
1396 | PINMUX_DATA(MCP_D7_MCP_NAF7_MARK, PORT298_FN1), \ | |
1397 | PINMUX_DATA(MMCD1_7_MARK, PORT298_FN2, MSEL4CR_MSEL15_1), | |
1398 | ||
1399 | PINMUX_DATA(MCP_D6_MCP_NAF6_MARK, PORT299_FN1), \ | |
1400 | PINMUX_DATA(MMCD1_6_MARK, PORT299_FN2, MSEL4CR_MSEL15_1), | |
1401 | PINMUX_DATA(MCP_D5_MCP_NAF5_MARK, PORT300_FN1), \ | |
1402 | PINMUX_DATA(MMCD1_5_MARK, PORT300_FN2, MSEL4CR_MSEL15_1), | |
1403 | PINMUX_DATA(MCP_D4_MCP_NAF4_MARK, PORT301_FN1), \ | |
1404 | PINMUX_DATA(MMCD1_4_MARK, PORT301_FN2, MSEL4CR_MSEL15_1), | |
1405 | PINMUX_DATA(MCP_D3_MCP_NAF3_MARK, PORT302_FN1), \ | |
1406 | PINMUX_DATA(MMCD1_3_MARK, PORT302_FN2, MSEL4CR_MSEL15_1), | |
1407 | PINMUX_DATA(MCP_D2_MCP_NAF2_MARK, PORT303_FN1), \ | |
1408 | PINMUX_DATA(MMCD1_2_MARK, PORT303_FN2, MSEL4CR_MSEL15_1), | |
1409 | PINMUX_DATA(MCP_D1_MCP_NAF1_MARK, PORT304_FN1), \ | |
1410 | PINMUX_DATA(MMCD1_1_MARK, PORT304_FN2, MSEL4CR_MSEL15_1), | |
1411 | PINMUX_DATA(MCP_D0_MCP_NAF0_MARK, PORT305_FN1), \ | |
1412 | PINMUX_DATA(MMCD1_0_MARK, PORT305_FN2, MSEL4CR_MSEL15_1), | |
1413 | PINMUX_DATA(MCP_NBRSTOUT__MARK, PORT306_FN1), | |
1414 | PINMUX_DATA(MCP_WE0__MCP_FWE_MARK, PORT309_FN1), \ | |
1415 | PINMUX_DATA(MCP_RDWR_MCP_FWE_MARK, PORT309_FN2), | |
1416 | ||
1417 | /* MSEL2 special cases */ | |
1418 | PINMUX_DATA(TSIF2_TS_XX1_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_0, | |
1419 | MSEL2CR_MSEL12_0), | |
1420 | PINMUX_DATA(TSIF2_TS_XX2_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_0, | |
1421 | MSEL2CR_MSEL12_1), | |
1422 | PINMUX_DATA(TSIF2_TS_XX3_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_1, | |
1423 | MSEL2CR_MSEL12_0), | |
1424 | PINMUX_DATA(TSIF2_TS_XX4_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_1, | |
1425 | MSEL2CR_MSEL12_1), | |
1426 | PINMUX_DATA(TSIF2_TS_XX5_MARK, MSEL2CR_MSEL14_1, MSEL2CR_MSEL13_0, | |
1427 | MSEL2CR_MSEL12_0), | |
1428 | PINMUX_DATA(TSIF1_TS_XX1_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_0, | |
1429 | MSEL2CR_MSEL9_0), | |
1430 | PINMUX_DATA(TSIF1_TS_XX2_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_0, | |
1431 | MSEL2CR_MSEL9_1), | |
1432 | PINMUX_DATA(TSIF1_TS_XX3_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_1, | |
1433 | MSEL2CR_MSEL9_0), | |
1434 | PINMUX_DATA(TSIF1_TS_XX4_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_1, | |
1435 | MSEL2CR_MSEL9_1), | |
1436 | PINMUX_DATA(TSIF1_TS_XX5_MARK, MSEL2CR_MSEL11_1, MSEL2CR_MSEL10_0, | |
1437 | MSEL2CR_MSEL9_0), | |
1438 | PINMUX_DATA(TSIF0_TS_XX1_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_0, | |
1439 | MSEL2CR_MSEL6_0), | |
1440 | PINMUX_DATA(TSIF0_TS_XX2_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_0, | |
1441 | MSEL2CR_MSEL6_1), | |
1442 | PINMUX_DATA(TSIF0_TS_XX3_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_1, | |
1443 | MSEL2CR_MSEL6_0), | |
1444 | PINMUX_DATA(TSIF0_TS_XX4_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_1, | |
1445 | MSEL2CR_MSEL6_1), | |
1446 | PINMUX_DATA(TSIF0_TS_XX5_MARK, MSEL2CR_MSEL8_1, MSEL2CR_MSEL7_0, | |
1447 | MSEL2CR_MSEL6_0), | |
1448 | PINMUX_DATA(MST1_TS_XX1_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_0, | |
1449 | MSEL2CR_MSEL3_0), | |
1450 | PINMUX_DATA(MST1_TS_XX2_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_0, | |
1451 | MSEL2CR_MSEL3_1), | |
1452 | PINMUX_DATA(MST1_TS_XX3_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_1, | |
1453 | MSEL2CR_MSEL3_0), | |
1454 | PINMUX_DATA(MST1_TS_XX4_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_1, | |
1455 | MSEL2CR_MSEL3_1), | |
1456 | PINMUX_DATA(MST1_TS_XX5_MARK, MSEL2CR_MSEL5_1, MSEL2CR_MSEL4_0, | |
1457 | MSEL2CR_MSEL3_0), | |
1458 | PINMUX_DATA(MST0_TS_XX1_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_0, | |
1459 | MSEL2CR_MSEL0_0), | |
1460 | PINMUX_DATA(MST0_TS_XX2_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_0, | |
1461 | MSEL2CR_MSEL0_1), | |
1462 | PINMUX_DATA(MST0_TS_XX3_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_1, | |
1463 | MSEL2CR_MSEL0_0), | |
1464 | PINMUX_DATA(MST0_TS_XX4_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_1, | |
1465 | MSEL2CR_MSEL0_1), | |
1466 | PINMUX_DATA(MST0_TS_XX5_MARK, MSEL2CR_MSEL2_1, MSEL2CR_MSEL1_0, | |
1467 | MSEL2CR_MSEL0_0), | |
1468 | ||
1469 | /* MSEL3 special cases */ | |
1470 | PINMUX_DATA(SDHI0_VCCQ_MC0_ON_MARK, MSEL3CR_MSEL28_1), | |
1471 | PINMUX_DATA(SDHI0_VCCQ_MC0_OFF_MARK, MSEL3CR_MSEL28_0), | |
1472 | PINMUX_DATA(DEBUG_MON_VIO_MARK, MSEL3CR_MSEL15_0), | |
1473 | PINMUX_DATA(DEBUG_MON_LCDD_MARK, MSEL3CR_MSEL15_1), | |
1474 | PINMUX_DATA(LCDC_LCDC0_MARK, MSEL3CR_MSEL6_0), | |
1475 | PINMUX_DATA(LCDC_LCDC1_MARK, MSEL3CR_MSEL6_1), | |
1476 | ||
1477 | /* MSEL4 special cases */ | |
1478 | PINMUX_DATA(IRQ9_MEM_INT_MARK, MSEL4CR_MSEL29_0), | |
1479 | PINMUX_DATA(IRQ9_MCP_INT_MARK, MSEL4CR_MSEL29_1), | |
1480 | PINMUX_DATA(A11_MARK, MSEL4CR_MSEL13_0, MSEL4CR_MSEL12_0), | |
1481 | PINMUX_DATA(KEYOUT8_MARK, MSEL4CR_MSEL13_0, MSEL4CR_MSEL12_1), | |
1482 | PINMUX_DATA(TPU4TO3_MARK, MSEL4CR_MSEL13_1, MSEL4CR_MSEL12_0), | |
1483 | PINMUX_DATA(RESETA_N_PU_ON_MARK, MSEL4CR_MSEL4_0), | |
1484 | PINMUX_DATA(RESETA_N_PU_OFF_MARK, MSEL4CR_MSEL4_1), | |
1485 | PINMUX_DATA(EDBGREQ_PD_MARK, MSEL4CR_MSEL1_0), | |
1486 | PINMUX_DATA(EDBGREQ_PU_MARK, MSEL4CR_MSEL1_1), | |
1487 | ||
1488 | /* Functions with pull-ups */ | |
1489 | PINMUX_DATA(KEYIN0_PU_MARK, PORT66_FN2, PORT66_IN_PU), | |
1490 | PINMUX_DATA(KEYIN1_PU_MARK, PORT67_FN2, PORT67_IN_PU), | |
1491 | PINMUX_DATA(KEYIN2_PU_MARK, PORT68_FN2, PORT68_IN_PU), | |
1492 | PINMUX_DATA(KEYIN3_PU_MARK, PORT69_FN2, PORT69_IN_PU), | |
1493 | PINMUX_DATA(KEYIN4_PU_MARK, PORT70_FN2, PORT70_IN_PU), | |
1494 | PINMUX_DATA(KEYIN5_PU_MARK, PORT71_FN2, PORT71_IN_PU), | |
1495 | PINMUX_DATA(KEYIN6_PU_MARK, PORT72_FN2, PORT72_IN_PU), | |
1496 | PINMUX_DATA(KEYIN7_PU_MARK, PORT73_FN2, PORT73_IN_PU), | |
1497 | ||
1498 | PINMUX_DATA(SDHICD0_PU_MARK, PORT251_FN1, PORT251_IN_PU), | |
1499 | PINMUX_DATA(SDHID0_0_PU_MARK, PORT252_FN1, PORT252_IN_PU), | |
1500 | PINMUX_DATA(SDHID0_1_PU_MARK, PORT253_FN1, PORT253_IN_PU), | |
1501 | PINMUX_DATA(SDHID0_2_PU_MARK, PORT254_FN1, PORT254_IN_PU), | |
1502 | PINMUX_DATA(SDHID0_3_PU_MARK, PORT255_FN1, PORT255_IN_PU), | |
1503 | PINMUX_DATA(SDHICMD0_PU_MARK, PORT256_FN1, PORT256_IN_PU), | |
1504 | PINMUX_DATA(SDHIWP0_PU_MARK, PORT257_FN1, PORT256_IN_PU), | |
1505 | PINMUX_DATA(SDHID1_0_PU_MARK, PORT259_FN1, PORT259_IN_PU), | |
1506 | PINMUX_DATA(SDHID1_1_PU_MARK, PORT260_FN1, PORT260_IN_PU), | |
1507 | PINMUX_DATA(SDHID1_2_PU_MARK, PORT261_FN1, PORT261_IN_PU), | |
1508 | PINMUX_DATA(SDHID1_3_PU_MARK, PORT262_FN1, PORT262_IN_PU), | |
1509 | PINMUX_DATA(SDHICMD1_PU_MARK, PORT263_FN1, PORT263_IN_PU), | |
1510 | PINMUX_DATA(SDHID2_0_PU_MARK, PORT265_FN1, PORT265_IN_PU), | |
1511 | PINMUX_DATA(SDHID2_1_PU_MARK, PORT266_FN1, PORT266_IN_PU), | |
1512 | PINMUX_DATA(SDHID2_2_PU_MARK, PORT267_FN1, PORT267_IN_PU), | |
1513 | PINMUX_DATA(SDHID2_3_PU_MARK, PORT268_FN1, PORT268_IN_PU), | |
1514 | PINMUX_DATA(SDHICMD2_PU_MARK, PORT269_FN1, PORT269_IN_PU), | |
1515 | ||
1516 | PINMUX_DATA(MMCCMD0_PU_MARK, PORT279_FN1, PORT279_IN_PU, | |
1517 | MSEL4CR_MSEL15_0), | |
1518 | PINMUX_DATA(MMCCMD1_PU_MARK, PORT297_FN2, PORT297_IN_PU, | |
1519 | MSEL4CR_MSEL15_1), | |
1520 | ||
1521 | PINMUX_DATA(MMCD0_0_PU_MARK, | |
1522 | PORT271_FN1, PORT271_IN_PU, MSEL4CR_MSEL15_0), | |
1523 | PINMUX_DATA(MMCD0_1_PU_MARK, | |
1524 | PORT272_FN1, PORT272_IN_PU, MSEL4CR_MSEL15_0), | |
1525 | PINMUX_DATA(MMCD0_2_PU_MARK, | |
1526 | PORT273_FN1, PORT273_IN_PU, MSEL4CR_MSEL15_0), | |
1527 | PINMUX_DATA(MMCD0_3_PU_MARK, | |
1528 | PORT274_FN1, PORT274_IN_PU, MSEL4CR_MSEL15_0), | |
1529 | PINMUX_DATA(MMCD0_4_PU_MARK, | |
1530 | PORT275_FN1, PORT275_IN_PU, MSEL4CR_MSEL15_0), | |
1531 | PINMUX_DATA(MMCD0_5_PU_MARK, | |
1532 | PORT276_FN1, PORT276_IN_PU, MSEL4CR_MSEL15_0), | |
1533 | PINMUX_DATA(MMCD0_6_PU_MARK, | |
1534 | PORT277_FN1, PORT277_IN_PU, MSEL4CR_MSEL15_0), | |
1535 | PINMUX_DATA(MMCD0_7_PU_MARK, | |
1536 | PORT278_FN1, PORT278_IN_PU, MSEL4CR_MSEL15_0), | |
1537 | ||
1538 | PINMUX_DATA(FSIBISLD_PU_MARK, PORT39_FN1, PORT39_IN_PU), | |
1539 | PINMUX_DATA(FSIACK_PU_MARK, PORT49_FN1, PORT49_IN_PU), | |
1540 | PINMUX_DATA(FSIAILR_PU_MARK, PORT50_FN5, PORT50_IN_PU), | |
1541 | PINMUX_DATA(FSIAIBT_PU_MARK, PORT51_FN5, PORT51_IN_PU), | |
1542 | PINMUX_DATA(FSIAISLD_PU_MARK, PORT55_FN1, PORT55_IN_PU), | |
1543 | }; | |
1544 | ||
1545 | static struct pinmux_gpio pinmux_gpios[] = { | |
1546 | GPIO_PORT_ALL(), | |
1547 | ||
1548 | /* Table 25-1 (Functions 0-7) */ | |
1549 | GPIO_FN(VBUS_0), | |
1550 | GPIO_FN(GPI0), | |
1551 | GPIO_FN(GPI1), | |
1552 | GPIO_FN(GPI2), | |
1553 | GPIO_FN(GPI3), | |
1554 | GPIO_FN(GPI4), | |
1555 | GPIO_FN(GPI5), | |
1556 | GPIO_FN(GPI6), | |
1557 | GPIO_FN(GPI7), | |
1558 | GPIO_FN(SCIFA7_RXD), | |
1559 | GPIO_FN(SCIFA7_CTS_), | |
1560 | GPIO_FN(GPO7), \ | |
1561 | GPIO_FN(MFG0_OUT2), | |
1562 | GPIO_FN(GPO6), \ | |
1563 | GPIO_FN(MFG1_OUT2), | |
1564 | GPIO_FN(GPO5), \ | |
1565 | GPIO_FN(SCIFA0_SCK), \ | |
1566 | GPIO_FN(FSICOSLDT3), \ | |
1567 | GPIO_FN(PORT16_VIO_CKOR), | |
1568 | GPIO_FN(SCIFA0_TXD), | |
1569 | GPIO_FN(SCIFA7_TXD), | |
1570 | GPIO_FN(SCIFA7_RTS_), \ | |
1571 | GPIO_FN(PORT19_VIO_CKO2), | |
1572 | GPIO_FN(GPO0), | |
1573 | GPIO_FN(GPO1), | |
1574 | GPIO_FN(GPO2), \ | |
1575 | GPIO_FN(STATUS0), | |
1576 | GPIO_FN(GPO3), \ | |
1577 | GPIO_FN(STATUS1), | |
1578 | GPIO_FN(GPO4), \ | |
1579 | GPIO_FN(STATUS2), | |
1580 | GPIO_FN(VINT), | |
1581 | GPIO_FN(TCKON), | |
1582 | GPIO_FN(XDVFS1), \ | |
1583 | GPIO_FN(PORT27_I2C_SCL2), \ | |
1584 | GPIO_FN(PORT27_I2C_SCL3), \ | |
1585 | GPIO_FN(MFG0_OUT1), \ | |
1586 | GPIO_FN(PORT27_IROUT), | |
1587 | GPIO_FN(XDVFS2), \ | |
1588 | GPIO_FN(PORT28_I2C_SDA2), \ | |
1589 | GPIO_FN(PORT28_I2C_SDA3), \ | |
1590 | GPIO_FN(PORT28_TPU1TO1), | |
1591 | GPIO_FN(SIM_RST), \ | |
1592 | GPIO_FN(PORT29_TPU1TO1), | |
1593 | GPIO_FN(SIM_CLK), \ | |
1594 | GPIO_FN(PORT30_VIO_CKOR), | |
1595 | GPIO_FN(SIM_D), \ | |
1596 | GPIO_FN(PORT31_IROUT), | |
1597 | GPIO_FN(SCIFA4_TXD), | |
1598 | GPIO_FN(SCIFA4_RXD), \ | |
1599 | GPIO_FN(XWUP), | |
1600 | GPIO_FN(SCIFA4_RTS_), | |
1601 | GPIO_FN(SCIFA4_CTS_), | |
1602 | GPIO_FN(FSIBOBT), \ | |
1603 | GPIO_FN(FSIBIBT), | |
1604 | GPIO_FN(FSIBOLR), \ | |
1605 | GPIO_FN(FSIBILR), | |
1606 | GPIO_FN(FSIBOSLD), | |
1607 | GPIO_FN(FSIBISLD), | |
1608 | GPIO_FN(VACK), | |
1609 | GPIO_FN(XTAL1L), | |
1610 | GPIO_FN(SCIFA0_RTS_), \ | |
1611 | GPIO_FN(FSICOSLDT2), | |
1612 | GPIO_FN(SCIFA0_RXD), | |
1613 | GPIO_FN(SCIFA0_CTS_), \ | |
1614 | GPIO_FN(FSICOSLDT1), | |
1615 | GPIO_FN(FSICOBT), \ | |
1616 | GPIO_FN(FSICIBT), \ | |
1617 | GPIO_FN(FSIDOBT), \ | |
1618 | GPIO_FN(FSIDIBT), | |
1619 | GPIO_FN(FSICOLR), \ | |
1620 | GPIO_FN(FSICILR), \ | |
1621 | GPIO_FN(FSIDOLR), \ | |
1622 | GPIO_FN(FSIDILR), | |
1623 | GPIO_FN(FSICOSLD), \ | |
1624 | GPIO_FN(PORT47_FSICSPDIF), | |
1625 | GPIO_FN(FSICISLD), \ | |
1626 | GPIO_FN(FSIDISLD), | |
1627 | GPIO_FN(FSIACK), \ | |
1628 | GPIO_FN(PORT49_IRDA_OUT), \ | |
1629 | GPIO_FN(PORT49_IROUT), \ | |
1630 | GPIO_FN(FSIAOMC), | |
1631 | GPIO_FN(FSIAOLR), \ | |
1632 | GPIO_FN(BBIF2_TSYNC2), \ | |
1633 | GPIO_FN(TPU2TO2), \ | |
1634 | GPIO_FN(FSIAILR), | |
1635 | ||
1636 | GPIO_FN(FSIAOBT), \ | |
1637 | GPIO_FN(BBIF2_TSCK2), \ | |
1638 | GPIO_FN(TPU2TO3), \ | |
1639 | GPIO_FN(FSIAIBT), | |
1640 | GPIO_FN(FSIAOSLD), \ | |
1641 | GPIO_FN(BBIF2_TXD2), | |
1642 | GPIO_FN(FSIASPDIF), \ | |
1643 | GPIO_FN(PORT53_IRDA_IN), \ | |
1644 | GPIO_FN(TPU3TO3), \ | |
1645 | GPIO_FN(FSIBSPDIF), \ | |
1646 | GPIO_FN(PORT53_FSICSPDIF), | |
1647 | GPIO_FN(FSIBCK), \ | |
1648 | GPIO_FN(PORT54_IRDA_FIRSEL), \ | |
1649 | GPIO_FN(TPU3TO2), \ | |
1650 | GPIO_FN(FSIBOMC), \ | |
1651 | GPIO_FN(FSICCK), \ | |
1652 | GPIO_FN(FSICOMC), | |
1653 | GPIO_FN(FSIAISLD), \ | |
1654 | GPIO_FN(TPU0TO0), | |
1655 | GPIO_FN(A0), \ | |
1656 | GPIO_FN(BS_), | |
1657 | GPIO_FN(A12), \ | |
1658 | GPIO_FN(PORT58_KEYOUT7), \ | |
1659 | GPIO_FN(TPU4TO2), | |
1660 | GPIO_FN(A13), \ | |
1661 | GPIO_FN(PORT59_KEYOUT6), \ | |
1662 | GPIO_FN(TPU0TO1), | |
1663 | GPIO_FN(A14), \ | |
1664 | GPIO_FN(KEYOUT5), | |
1665 | GPIO_FN(A15), \ | |
1666 | GPIO_FN(KEYOUT4), | |
1667 | GPIO_FN(A16), \ | |
1668 | GPIO_FN(KEYOUT3), \ | |
1669 | GPIO_FN(MSIOF0_SS1), | |
1670 | GPIO_FN(A17), \ | |
1671 | GPIO_FN(KEYOUT2), \ | |
1672 | GPIO_FN(MSIOF0_TSYNC), | |
1673 | GPIO_FN(A18), \ | |
1674 | GPIO_FN(KEYOUT1), \ | |
1675 | GPIO_FN(MSIOF0_TSCK), | |
1676 | GPIO_FN(A19), \ | |
1677 | GPIO_FN(KEYOUT0), \ | |
1678 | GPIO_FN(MSIOF0_TXD), | |
1679 | GPIO_FN(A20), \ | |
1680 | GPIO_FN(KEYIN0), \ | |
1681 | GPIO_FN(MSIOF0_RSCK), | |
1682 | GPIO_FN(A21), \ | |
1683 | GPIO_FN(KEYIN1), \ | |
1684 | GPIO_FN(MSIOF0_RSYNC), | |
1685 | GPIO_FN(A22), \ | |
1686 | GPIO_FN(KEYIN2), \ | |
1687 | GPIO_FN(MSIOF0_MCK0), | |
1688 | GPIO_FN(A23), \ | |
1689 | GPIO_FN(KEYIN3), \ | |
1690 | GPIO_FN(MSIOF0_MCK1), | |
1691 | GPIO_FN(A24), \ | |
1692 | GPIO_FN(KEYIN4), \ | |
1693 | GPIO_FN(MSIOF0_RXD), | |
1694 | GPIO_FN(A25), \ | |
1695 | GPIO_FN(KEYIN5), \ | |
1696 | GPIO_FN(MSIOF0_SS2), | |
1697 | GPIO_FN(A26), \ | |
1698 | GPIO_FN(KEYIN6), | |
1699 | GPIO_FN(KEYIN7), | |
1700 | GPIO_FN(D0_NAF0), | |
1701 | GPIO_FN(D1_NAF1), | |
1702 | GPIO_FN(D2_NAF2), | |
1703 | GPIO_FN(D3_NAF3), | |
1704 | GPIO_FN(D4_NAF4), | |
1705 | GPIO_FN(D5_NAF5), | |
1706 | GPIO_FN(D6_NAF6), | |
1707 | GPIO_FN(D7_NAF7), | |
1708 | GPIO_FN(D8_NAF8), | |
1709 | GPIO_FN(D9_NAF9), | |
1710 | GPIO_FN(D10_NAF10), | |
1711 | GPIO_FN(D11_NAF11), | |
1712 | GPIO_FN(D12_NAF12), | |
1713 | GPIO_FN(D13_NAF13), | |
1714 | GPIO_FN(D14_NAF14), | |
1715 | GPIO_FN(D15_NAF15), | |
1716 | GPIO_FN(CS4_), | |
1717 | GPIO_FN(CS5A_), \ | |
1718 | GPIO_FN(PORT91_RDWR), | |
1719 | GPIO_FN(CS5B_), \ | |
1720 | GPIO_FN(FCE1_), | |
1721 | GPIO_FN(CS6B_), \ | |
1722 | GPIO_FN(DACK0), | |
1723 | GPIO_FN(FCE0_), \ | |
1724 | GPIO_FN(CS6A_), | |
1725 | GPIO_FN(WAIT_), \ | |
1726 | GPIO_FN(DREQ0), | |
1727 | GPIO_FN(RD__FSC), | |
1728 | GPIO_FN(WE0__FWE), \ | |
1729 | GPIO_FN(RDWR_FWE), | |
1730 | GPIO_FN(WE1_), | |
1731 | GPIO_FN(FRB), | |
1732 | GPIO_FN(CKO), | |
1733 | GPIO_FN(NBRSTOUT_), | |
1734 | GPIO_FN(NBRST_), | |
1735 | GPIO_FN(BBIF2_TXD), | |
1736 | GPIO_FN(BBIF2_RXD), | |
1737 | GPIO_FN(BBIF2_SYNC), | |
1738 | GPIO_FN(BBIF2_SCK), | |
1739 | GPIO_FN(SCIFA3_CTS_), \ | |
1740 | GPIO_FN(MFG3_IN2), | |
1741 | GPIO_FN(SCIFA3_RXD), \ | |
1742 | GPIO_FN(MFG3_IN1), | |
1743 | GPIO_FN(BBIF1_SS2), \ | |
1744 | GPIO_FN(SCIFA3_RTS_), \ | |
1745 | GPIO_FN(MFG3_OUT1), | |
1746 | GPIO_FN(SCIFA3_TXD), | |
1747 | GPIO_FN(HSI_RX_DATA), \ | |
1748 | GPIO_FN(BBIF1_RXD), | |
1749 | GPIO_FN(HSI_TX_WAKE), \ | |
1750 | GPIO_FN(BBIF1_TSCK), | |
1751 | GPIO_FN(HSI_TX_DATA), \ | |
1752 | GPIO_FN(BBIF1_TSYNC), | |
1753 | GPIO_FN(HSI_TX_READY), \ | |
1754 | GPIO_FN(BBIF1_TXD), | |
1755 | GPIO_FN(HSI_RX_READY), \ | |
1756 | GPIO_FN(BBIF1_RSCK), \ | |
1757 | GPIO_FN(PORT115_I2C_SCL2), \ | |
1758 | GPIO_FN(PORT115_I2C_SCL3), | |
1759 | GPIO_FN(HSI_RX_WAKE), \ | |
1760 | GPIO_FN(BBIF1_RSYNC), \ | |
1761 | GPIO_FN(PORT116_I2C_SDA2), \ | |
1762 | GPIO_FN(PORT116_I2C_SDA3), | |
1763 | GPIO_FN(HSI_RX_FLAG), \ | |
1764 | GPIO_FN(BBIF1_SS1), \ | |
1765 | GPIO_FN(BBIF1_FLOW), | |
1766 | GPIO_FN(HSI_TX_FLAG), | |
1767 | GPIO_FN(VIO_VD), \ | |
1768 | GPIO_FN(PORT128_LCD2VSYN), \ | |
1769 | GPIO_FN(VIO2_VD), \ | |
1770 | GPIO_FN(LCD2D0), | |
1771 | ||
1772 | GPIO_FN(VIO_HD), \ | |
1773 | GPIO_FN(PORT129_LCD2HSYN), \ | |
1774 | GPIO_FN(PORT129_LCD2CS_), \ | |
1775 | GPIO_FN(VIO2_HD), \ | |
1776 | GPIO_FN(LCD2D1), | |
1777 | GPIO_FN(VIO_D0), \ | |
1778 | GPIO_FN(PORT130_MSIOF2_RXD), \ | |
1779 | GPIO_FN(LCD2D10), | |
1780 | GPIO_FN(VIO_D1), \ | |
1781 | GPIO_FN(PORT131_KEYOUT6), \ | |
1782 | GPIO_FN(PORT131_MSIOF2_SS1), \ | |
1783 | GPIO_FN(PORT131_KEYOUT11), \ | |
1784 | GPIO_FN(LCD2D11), | |
1785 | GPIO_FN(VIO_D2), \ | |
1786 | GPIO_FN(PORT132_KEYOUT7), \ | |
1787 | GPIO_FN(PORT132_MSIOF2_SS2), \ | |
1788 | GPIO_FN(PORT132_KEYOUT10), \ | |
1789 | GPIO_FN(LCD2D12), | |
1790 | GPIO_FN(VIO_D3), \ | |
1791 | GPIO_FN(MSIOF2_TSYNC), \ | |
1792 | GPIO_FN(LCD2D13), | |
1793 | GPIO_FN(VIO_D4), \ | |
1794 | GPIO_FN(MSIOF2_TXD), \ | |
1795 | GPIO_FN(LCD2D14), | |
1796 | GPIO_FN(VIO_D5), \ | |
1797 | GPIO_FN(MSIOF2_TSCK), \ | |
1798 | GPIO_FN(LCD2D15), | |
1799 | GPIO_FN(VIO_D6), \ | |
1800 | GPIO_FN(PORT136_KEYOUT8), \ | |
1801 | GPIO_FN(LCD2D16), | |
1802 | GPIO_FN(VIO_D7), \ | |
1803 | GPIO_FN(PORT137_KEYOUT9), \ | |
1804 | GPIO_FN(LCD2D17), | |
1805 | GPIO_FN(VIO_D8), \ | |
1806 | GPIO_FN(PORT138_KEYOUT8), \ | |
1807 | GPIO_FN(VIO2_D0), \ | |
1808 | GPIO_FN(LCD2D6), | |
1809 | GPIO_FN(VIO_D9), \ | |
1810 | GPIO_FN(PORT139_KEYOUT9), \ | |
1811 | GPIO_FN(VIO2_D1), \ | |
1812 | GPIO_FN(LCD2D7), | |
1813 | GPIO_FN(VIO_D10), \ | |
1814 | GPIO_FN(TPU0TO2), \ | |
1815 | GPIO_FN(VIO2_D2), \ | |
1816 | GPIO_FN(LCD2D8), | |
1817 | GPIO_FN(VIO_D11), \ | |
1818 | GPIO_FN(TPU0TO3), \ | |
1819 | GPIO_FN(VIO2_D3), \ | |
1820 | GPIO_FN(LCD2D9), | |
1821 | GPIO_FN(VIO_D12), \ | |
1822 | GPIO_FN(PORT142_KEYOUT10), \ | |
1823 | GPIO_FN(VIO2_D4), \ | |
1824 | GPIO_FN(LCD2D2), | |
1825 | GPIO_FN(VIO_D13), \ | |
1826 | GPIO_FN(PORT143_KEYOUT11), \ | |
1827 | GPIO_FN(PORT143_KEYOUT6), \ | |
1828 | GPIO_FN(VIO2_D5), \ | |
1829 | GPIO_FN(LCD2D3), | |
1830 | GPIO_FN(VIO_D14), \ | |
1831 | GPIO_FN(PORT144_KEYOUT7), \ | |
1832 | GPIO_FN(VIO2_D6), \ | |
1833 | GPIO_FN(LCD2D4), | |
1834 | GPIO_FN(VIO_D15), \ | |
1835 | GPIO_FN(TPU1TO3), \ | |
1836 | GPIO_FN(PORT145_LCD2DISP), \ | |
1837 | GPIO_FN(PORT145_LCD2RS), \ | |
1838 | GPIO_FN(VIO2_D7), \ | |
1839 | GPIO_FN(LCD2D5), | |
1840 | GPIO_FN(VIO_CLK), \ | |
1841 | GPIO_FN(LCD2DCK), \ | |
1842 | GPIO_FN(PORT146_LCD2WR_), \ | |
1843 | GPIO_FN(VIO2_CLK), \ | |
1844 | GPIO_FN(LCD2D18), | |
1845 | GPIO_FN(VIO_FIELD), \ | |
1846 | GPIO_FN(LCD2RD_), \ | |
1847 | GPIO_FN(VIO2_FIELD), \ | |
1848 | GPIO_FN(LCD2D19), | |
1849 | GPIO_FN(VIO_CKO), | |
1850 | GPIO_FN(A27), \ | |
1851 | GPIO_FN(PORT149_RDWR), \ | |
1852 | GPIO_FN(MFG0_IN1), \ | |
1853 | GPIO_FN(PORT149_KEYOUT9), | |
1854 | GPIO_FN(MFG0_IN2), | |
1855 | GPIO_FN(TS_SPSYNC3), \ | |
1856 | GPIO_FN(MSIOF2_RSCK), | |
1857 | GPIO_FN(TS_SDAT3), \ | |
1858 | GPIO_FN(MSIOF2_RSYNC), | |
1859 | GPIO_FN(TPU1TO2), \ | |
1860 | GPIO_FN(TS_SDEN3), \ | |
1861 | GPIO_FN(PORT153_MSIOF2_SS1), | |
1862 | GPIO_FN(SCIFA2_TXD1), \ | |
1863 | GPIO_FN(MSIOF2_MCK0), | |
1864 | GPIO_FN(SCIFA2_RXD1), \ | |
1865 | GPIO_FN(MSIOF2_MCK1), | |
1866 | GPIO_FN(SCIFA2_RTS1_), \ | |
1867 | GPIO_FN(PORT156_MSIOF2_SS2), | |
1868 | GPIO_FN(SCIFA2_CTS1_), \ | |
1869 | GPIO_FN(PORT157_MSIOF2_RXD), | |
1870 | GPIO_FN(DINT_), \ | |
1871 | GPIO_FN(SCIFA2_SCK1), \ | |
1872 | GPIO_FN(TS_SCK3), | |
1873 | GPIO_FN(PORT159_SCIFB_SCK), \ | |
1874 | GPIO_FN(PORT159_SCIFA5_SCK), \ | |
1875 | GPIO_FN(NMI), | |
1876 | GPIO_FN(PORT160_SCIFB_TXD), \ | |
1877 | GPIO_FN(PORT160_SCIFA5_TXD), | |
1878 | GPIO_FN(PORT161_SCIFB_CTS_), \ | |
1879 | GPIO_FN(PORT161_SCIFA5_CTS_), | |
1880 | GPIO_FN(PORT162_SCIFB_RXD), \ | |
1881 | GPIO_FN(PORT162_SCIFA5_RXD), | |
1882 | GPIO_FN(PORT163_SCIFB_RTS_), \ | |
1883 | GPIO_FN(PORT163_SCIFA5_RTS_), \ | |
1884 | GPIO_FN(TPU3TO0), | |
1885 | GPIO_FN(LCDD0), | |
1886 | GPIO_FN(LCDD1), \ | |
1887 | GPIO_FN(PORT193_SCIFA5_CTS_), \ | |
1888 | GPIO_FN(BBIF2_TSYNC1), | |
1889 | GPIO_FN(LCDD2), \ | |
1890 | GPIO_FN(PORT194_SCIFA5_RTS_), \ | |
1891 | GPIO_FN(BBIF2_TSCK1), | |
1892 | GPIO_FN(LCDD3), \ | |
1893 | GPIO_FN(PORT195_SCIFA5_RXD), \ | |
1894 | GPIO_FN(BBIF2_TXD1), | |
1895 | GPIO_FN(LCDD4), \ | |
1896 | GPIO_FN(PORT196_SCIFA5_TXD), | |
1897 | GPIO_FN(LCDD5), \ | |
1898 | GPIO_FN(PORT197_SCIFA5_SCK), \ | |
1899 | GPIO_FN(MFG2_OUT2), \ | |
1900 | GPIO_FN(TPU2TO1), | |
1901 | GPIO_FN(LCDD6), | |
1902 | GPIO_FN(LCDD7), \ | |
1903 | GPIO_FN(TPU4TO1), \ | |
1904 | GPIO_FN(MFG4_OUT2), | |
1905 | GPIO_FN(LCDD8), \ | |
1906 | GPIO_FN(D16), | |
1907 | GPIO_FN(LCDD9), \ | |
1908 | GPIO_FN(D17), | |
1909 | GPIO_FN(LCDD10), \ | |
1910 | GPIO_FN(D18), | |
1911 | GPIO_FN(LCDD11), \ | |
1912 | GPIO_FN(D19), | |
1913 | GPIO_FN(LCDD12), \ | |
1914 | GPIO_FN(D20), | |
1915 | GPIO_FN(LCDD13), \ | |
1916 | GPIO_FN(D21), | |
1917 | GPIO_FN(LCDD14), \ | |
1918 | GPIO_FN(D22), | |
1919 | GPIO_FN(LCDD15), \ | |
1920 | GPIO_FN(PORT207_MSIOF0L_SS1), \ | |
1921 | GPIO_FN(D23), | |
1922 | GPIO_FN(LCDD16), \ | |
1923 | GPIO_FN(PORT208_MSIOF0L_SS2), \ | |
1924 | GPIO_FN(D24), | |
1925 | GPIO_FN(LCDD17), \ | |
1926 | GPIO_FN(D25), | |
1927 | GPIO_FN(LCDD18), \ | |
1928 | GPIO_FN(DREQ2), \ | |
1929 | GPIO_FN(PORT210_MSIOF0L_SS1), \ | |
1930 | GPIO_FN(D26), | |
1931 | GPIO_FN(LCDD19), \ | |
1932 | GPIO_FN(PORT211_MSIOF0L_SS2), \ | |
1933 | GPIO_FN(D27), | |
1934 | GPIO_FN(LCDD20), \ | |
1935 | GPIO_FN(TS_SPSYNC1), \ | |
1936 | GPIO_FN(MSIOF0L_MCK0), \ | |
1937 | GPIO_FN(D28), | |
1938 | GPIO_FN(LCDD21), \ | |
1939 | GPIO_FN(TS_SDAT1), \ | |
1940 | GPIO_FN(MSIOF0L_MCK1), \ | |
1941 | GPIO_FN(D29), | |
1942 | GPIO_FN(LCDD22), \ | |
1943 | GPIO_FN(TS_SDEN1), \ | |
1944 | GPIO_FN(MSIOF0L_RSCK), \ | |
1945 | GPIO_FN(D30), | |
1946 | GPIO_FN(LCDD23), \ | |
1947 | GPIO_FN(TS_SCK1), \ | |
1948 | GPIO_FN(MSIOF0L_RSYNC), \ | |
1949 | GPIO_FN(D31), | |
1950 | GPIO_FN(LCDDCK), \ | |
1951 | GPIO_FN(LCDWR_), | |
1952 | GPIO_FN(LCDRD_), \ | |
1953 | GPIO_FN(DACK2), \ | |
1954 | GPIO_FN(PORT217_LCD2RS), \ | |
1955 | GPIO_FN(MSIOF0L_TSYNC), \ | |
1956 | GPIO_FN(VIO2_FIELD3), \ | |
1957 | GPIO_FN(PORT217_LCD2DISP), | |
1958 | GPIO_FN(LCDHSYN), \ | |
1959 | GPIO_FN(LCDCS_), \ | |
1960 | GPIO_FN(LCDCS2_), \ | |
1961 | GPIO_FN(DACK3), \ | |
1962 | GPIO_FN(PORT218_VIO_CKOR), | |
1963 | GPIO_FN(LCDDISP), \ | |
1964 | GPIO_FN(LCDRS), \ | |
1965 | GPIO_FN(PORT219_LCD2WR_), \ | |
1966 | GPIO_FN(DREQ3), \ | |
1967 | GPIO_FN(MSIOF0L_TSCK), \ | |
1968 | GPIO_FN(VIO2_CLK3), \ | |
1969 | GPIO_FN(LCD2DCK_2), | |
1970 | GPIO_FN(LCDVSYN), \ | |
1971 | GPIO_FN(LCDVSYN2), | |
1972 | GPIO_FN(LCDLCLK), \ | |
1973 | GPIO_FN(DREQ1), \ | |
1974 | GPIO_FN(PORT221_LCD2CS_), \ | |
1975 | GPIO_FN(PWEN), \ | |
1976 | GPIO_FN(MSIOF0L_RXD), \ | |
1977 | GPIO_FN(VIO2_HD3), \ | |
1978 | GPIO_FN(PORT221_LCD2HSYN), | |
1979 | GPIO_FN(LCDDON), \ | |
1980 | GPIO_FN(LCDDON2), \ | |
1981 | GPIO_FN(DACK1), \ | |
1982 | GPIO_FN(OVCN), \ | |
1983 | GPIO_FN(MSIOF0L_TXD), \ | |
1984 | GPIO_FN(VIO2_VD3), \ | |
1985 | GPIO_FN(PORT222_LCD2VSYN), | |
1986 | ||
1987 | GPIO_FN(SCIFA1_TXD), \ | |
1988 | GPIO_FN(OVCN2), | |
1989 | GPIO_FN(EXTLP), \ | |
1990 | GPIO_FN(SCIFA1_SCK), \ | |
1991 | GPIO_FN(PORT226_VIO_CKO2), | |
1992 | GPIO_FN(SCIFA1_RTS_), \ | |
1993 | GPIO_FN(IDIN), | |
1994 | GPIO_FN(SCIFA1_RXD), | |
1995 | GPIO_FN(SCIFA1_CTS_), \ | |
1996 | GPIO_FN(MFG1_IN1), | |
1997 | GPIO_FN(MSIOF1_TXD), \ | |
1998 | GPIO_FN(SCIFA2_TXD2), | |
1999 | GPIO_FN(MSIOF1_TSYNC), \ | |
2000 | GPIO_FN(SCIFA2_CTS2_), | |
2001 | GPIO_FN(MSIOF1_TSCK), \ | |
2002 | GPIO_FN(SCIFA2_SCK2), | |
2003 | GPIO_FN(MSIOF1_RXD), \ | |
2004 | GPIO_FN(SCIFA2_RXD2), | |
2005 | GPIO_FN(MSIOF1_RSCK), \ | |
2006 | GPIO_FN(SCIFA2_RTS2_), \ | |
2007 | GPIO_FN(VIO2_CLK2), \ | |
2008 | GPIO_FN(LCD2D20), | |
2009 | GPIO_FN(MSIOF1_RSYNC), \ | |
2010 | GPIO_FN(MFG1_IN2), \ | |
2011 | GPIO_FN(VIO2_VD2), \ | |
2012 | GPIO_FN(LCD2D21), | |
2013 | GPIO_FN(MSIOF1_MCK0), \ | |
2014 | GPIO_FN(PORT236_I2C_SDA2), | |
2015 | GPIO_FN(MSIOF1_MCK1), \ | |
2016 | GPIO_FN(PORT237_I2C_SCL2), | |
2017 | GPIO_FN(MSIOF1_SS1), \ | |
2018 | GPIO_FN(VIO2_FIELD2), \ | |
2019 | GPIO_FN(LCD2D22), | |
2020 | GPIO_FN(MSIOF1_SS2), \ | |
2021 | GPIO_FN(VIO2_HD2), \ | |
2022 | GPIO_FN(LCD2D23), | |
2023 | GPIO_FN(SCIFA6_TXD), | |
2024 | GPIO_FN(PORT241_IRDA_OUT), \ | |
2025 | GPIO_FN(PORT241_IROUT), \ | |
2026 | GPIO_FN(MFG4_OUT1), \ | |
2027 | GPIO_FN(TPU4TO0), | |
2028 | GPIO_FN(PORT242_IRDA_IN), \ | |
2029 | GPIO_FN(MFG4_IN2), | |
2030 | GPIO_FN(PORT243_IRDA_FIRSEL), \ | |
2031 | GPIO_FN(PORT243_VIO_CKO2), | |
2032 | GPIO_FN(PORT244_SCIFA5_CTS_), \ | |
2033 | GPIO_FN(MFG2_IN1), \ | |
2034 | GPIO_FN(PORT244_SCIFB_CTS_), \ | |
2035 | GPIO_FN(MSIOF2R_RXD), | |
2036 | GPIO_FN(PORT245_SCIFA5_RTS_), \ | |
2037 | GPIO_FN(MFG2_IN2), \ | |
2038 | GPIO_FN(PORT245_SCIFB_RTS_), \ | |
2039 | GPIO_FN(MSIOF2R_TXD), | |
2040 | GPIO_FN(PORT246_SCIFA5_RXD), \ | |
2041 | GPIO_FN(MFG1_OUT1), \ | |
2042 | GPIO_FN(PORT246_SCIFB_RXD), \ | |
2043 | GPIO_FN(TPU1TO0), | |
2044 | GPIO_FN(PORT247_SCIFA5_TXD), \ | |
2045 | GPIO_FN(MFG3_OUT2), \ | |
2046 | GPIO_FN(PORT247_SCIFB_TXD), \ | |
2047 | GPIO_FN(TPU3TO1), | |
2048 | GPIO_FN(PORT248_SCIFA5_SCK), \ | |
2049 | GPIO_FN(MFG2_OUT1), \ | |
2050 | GPIO_FN(PORT248_SCIFB_SCK), \ | |
2051 | GPIO_FN(TPU2TO0), \ | |
2052 | GPIO_FN(PORT248_I2C_SCL3), \ | |
2053 | GPIO_FN(MSIOF2R_TSCK), | |
2054 | GPIO_FN(PORT249_IROUT), \ | |
2055 | GPIO_FN(MFG4_IN1), \ | |
2056 | GPIO_FN(PORT249_I2C_SDA3), \ | |
2057 | GPIO_FN(MSIOF2R_TSYNC), | |
2058 | GPIO_FN(SDHICLK0), | |
2059 | GPIO_FN(SDHICD0), | |
2060 | GPIO_FN(SDHID0_0), | |
2061 | GPIO_FN(SDHID0_1), | |
2062 | GPIO_FN(SDHID0_2), | |
2063 | GPIO_FN(SDHID0_3), | |
2064 | GPIO_FN(SDHICMD0), | |
2065 | GPIO_FN(SDHIWP0), | |
2066 | GPIO_FN(SDHICLK1), | |
2067 | GPIO_FN(SDHID1_0), \ | |
2068 | GPIO_FN(TS_SPSYNC2), | |
2069 | GPIO_FN(SDHID1_1), \ | |
2070 | GPIO_FN(TS_SDAT2), | |
2071 | GPIO_FN(SDHID1_2), \ | |
2072 | GPIO_FN(TS_SDEN2), | |
2073 | GPIO_FN(SDHID1_3), \ | |
2074 | GPIO_FN(TS_SCK2), | |
2075 | GPIO_FN(SDHICMD1), | |
2076 | GPIO_FN(SDHICLK2), | |
2077 | GPIO_FN(SDHID2_0), \ | |
2078 | GPIO_FN(TS_SPSYNC4), | |
2079 | GPIO_FN(SDHID2_1), \ | |
2080 | GPIO_FN(TS_SDAT4), | |
2081 | GPIO_FN(SDHID2_2), \ | |
2082 | GPIO_FN(TS_SDEN4), | |
2083 | GPIO_FN(SDHID2_3), \ | |
2084 | GPIO_FN(TS_SCK4), | |
2085 | GPIO_FN(SDHICMD2), | |
2086 | GPIO_FN(MMCCLK0), | |
2087 | GPIO_FN(MMCD0_0), | |
2088 | GPIO_FN(MMCD0_1), | |
2089 | GPIO_FN(MMCD0_2), | |
2090 | GPIO_FN(MMCD0_3), | |
2091 | GPIO_FN(MMCD0_4), \ | |
2092 | GPIO_FN(TS_SPSYNC5), | |
2093 | GPIO_FN(MMCD0_5), \ | |
2094 | GPIO_FN(TS_SDAT5), | |
2095 | GPIO_FN(MMCD0_6), \ | |
2096 | GPIO_FN(TS_SDEN5), | |
2097 | GPIO_FN(MMCD0_7), \ | |
2098 | GPIO_FN(TS_SCK5), | |
2099 | GPIO_FN(MMCCMD0), | |
2100 | GPIO_FN(RESETOUTS_), \ | |
2101 | GPIO_FN(EXTAL2OUT), | |
2102 | GPIO_FN(MCP_WAIT__MCP_FRB), | |
2103 | GPIO_FN(MCP_CKO), \ | |
2104 | GPIO_FN(MMCCLK1), | |
2105 | GPIO_FN(MCP_D15_MCP_NAF15), | |
2106 | GPIO_FN(MCP_D14_MCP_NAF14), | |
2107 | GPIO_FN(MCP_D13_MCP_NAF13), | |
2108 | GPIO_FN(MCP_D12_MCP_NAF12), | |
2109 | GPIO_FN(MCP_D11_MCP_NAF11), | |
2110 | GPIO_FN(MCP_D10_MCP_NAF10), | |
2111 | GPIO_FN(MCP_D9_MCP_NAF9), | |
2112 | GPIO_FN(MCP_D8_MCP_NAF8), \ | |
2113 | GPIO_FN(MMCCMD1), | |
2114 | GPIO_FN(MCP_D7_MCP_NAF7), \ | |
2115 | GPIO_FN(MMCD1_7), | |
2116 | ||
2117 | GPIO_FN(MCP_D6_MCP_NAF6), \ | |
2118 | GPIO_FN(MMCD1_6), | |
2119 | GPIO_FN(MCP_D5_MCP_NAF5), \ | |
2120 | GPIO_FN(MMCD1_5), | |
2121 | GPIO_FN(MCP_D4_MCP_NAF4), \ | |
2122 | GPIO_FN(MMCD1_4), | |
2123 | GPIO_FN(MCP_D3_MCP_NAF3), \ | |
2124 | GPIO_FN(MMCD1_3), | |
2125 | GPIO_FN(MCP_D2_MCP_NAF2), \ | |
2126 | GPIO_FN(MMCD1_2), | |
2127 | GPIO_FN(MCP_D1_MCP_NAF1), \ | |
2128 | GPIO_FN(MMCD1_1), | |
2129 | GPIO_FN(MCP_D0_MCP_NAF0), \ | |
2130 | GPIO_FN(MMCD1_0), | |
2131 | GPIO_FN(MCP_NBRSTOUT_), | |
2132 | GPIO_FN(MCP_WE0__MCP_FWE), \ | |
2133 | GPIO_FN(MCP_RDWR_MCP_FWE), | |
2134 | ||
2135 | /* MSEL2 special cases */ | |
2136 | GPIO_FN(TSIF2_TS_XX1), | |
2137 | GPIO_FN(TSIF2_TS_XX2), | |
2138 | GPIO_FN(TSIF2_TS_XX3), | |
2139 | GPIO_FN(TSIF2_TS_XX4), | |
2140 | GPIO_FN(TSIF2_TS_XX5), | |
2141 | GPIO_FN(TSIF1_TS_XX1), | |
2142 | GPIO_FN(TSIF1_TS_XX2), | |
2143 | GPIO_FN(TSIF1_TS_XX3), | |
2144 | GPIO_FN(TSIF1_TS_XX4), | |
2145 | GPIO_FN(TSIF1_TS_XX5), | |
2146 | GPIO_FN(TSIF0_TS_XX1), | |
2147 | GPIO_FN(TSIF0_TS_XX2), | |
2148 | GPIO_FN(TSIF0_TS_XX3), | |
2149 | GPIO_FN(TSIF0_TS_XX4), | |
2150 | GPIO_FN(TSIF0_TS_XX5), | |
2151 | GPIO_FN(MST1_TS_XX1), | |
2152 | GPIO_FN(MST1_TS_XX2), | |
2153 | GPIO_FN(MST1_TS_XX3), | |
2154 | GPIO_FN(MST1_TS_XX4), | |
2155 | GPIO_FN(MST1_TS_XX5), | |
2156 | GPIO_FN(MST0_TS_XX1), | |
2157 | GPIO_FN(MST0_TS_XX2), | |
2158 | GPIO_FN(MST0_TS_XX3), | |
2159 | GPIO_FN(MST0_TS_XX4), | |
2160 | GPIO_FN(MST0_TS_XX5), | |
2161 | ||
2162 | /* MSEL3 special cases */ | |
2163 | GPIO_FN(SDHI0_VCCQ_MC0_ON), | |
2164 | GPIO_FN(SDHI0_VCCQ_MC0_OFF), | |
2165 | GPIO_FN(DEBUG_MON_VIO), | |
2166 | GPIO_FN(DEBUG_MON_LCDD), | |
2167 | GPIO_FN(LCDC_LCDC0), | |
2168 | GPIO_FN(LCDC_LCDC1), | |
2169 | ||
2170 | /* MSEL4 special cases */ | |
2171 | GPIO_FN(IRQ9_MEM_INT), | |
2172 | GPIO_FN(IRQ9_MCP_INT), | |
2173 | GPIO_FN(A11), | |
2174 | GPIO_FN(KEYOUT8), | |
2175 | GPIO_FN(TPU4TO3), | |
2176 | GPIO_FN(RESETA_N_PU_ON), | |
2177 | GPIO_FN(RESETA_N_PU_OFF), | |
2178 | GPIO_FN(EDBGREQ_PD), | |
2179 | GPIO_FN(EDBGREQ_PU), | |
2180 | ||
2181 | /* Functions with pull-ups */ | |
2182 | GPIO_FN(KEYIN0_PU), | |
2183 | GPIO_FN(KEYIN1_PU), | |
2184 | GPIO_FN(KEYIN2_PU), | |
2185 | GPIO_FN(KEYIN3_PU), | |
2186 | GPIO_FN(KEYIN4_PU), | |
2187 | GPIO_FN(KEYIN5_PU), | |
2188 | GPIO_FN(KEYIN6_PU), | |
2189 | GPIO_FN(KEYIN7_PU), | |
2190 | GPIO_FN(SDHICD0_PU), | |
2191 | GPIO_FN(SDHID0_0_PU), | |
2192 | GPIO_FN(SDHID0_1_PU), | |
2193 | GPIO_FN(SDHID0_2_PU), | |
2194 | GPIO_FN(SDHID0_3_PU), | |
2195 | GPIO_FN(SDHICMD0_PU), | |
2196 | GPIO_FN(SDHIWP0_PU), | |
2197 | GPIO_FN(SDHID1_0_PU), | |
2198 | GPIO_FN(SDHID1_1_PU), | |
2199 | GPIO_FN(SDHID1_2_PU), | |
2200 | GPIO_FN(SDHID1_3_PU), | |
2201 | GPIO_FN(SDHICMD1_PU), | |
2202 | GPIO_FN(SDHID2_0_PU), | |
2203 | GPIO_FN(SDHID2_1_PU), | |
2204 | GPIO_FN(SDHID2_2_PU), | |
2205 | GPIO_FN(SDHID2_3_PU), | |
2206 | GPIO_FN(SDHICMD2_PU), | |
2207 | GPIO_FN(MMCCMD0_PU), | |
2208 | GPIO_FN(MMCCMD1_PU), | |
2209 | GPIO_FN(MMCD0_0_PU), | |
2210 | GPIO_FN(MMCD0_1_PU), | |
2211 | GPIO_FN(MMCD0_2_PU), | |
2212 | GPIO_FN(MMCD0_3_PU), | |
2213 | GPIO_FN(MMCD0_4_PU), | |
2214 | GPIO_FN(MMCD0_5_PU), | |
2215 | GPIO_FN(MMCD0_6_PU), | |
2216 | GPIO_FN(MMCD0_7_PU), | |
2217 | GPIO_FN(FSIACK_PU), | |
2218 | GPIO_FN(FSIAILR_PU), | |
2219 | GPIO_FN(FSIAIBT_PU), | |
2220 | GPIO_FN(FSIAISLD_PU), | |
2221 | }; | |
2222 | ||
2223 | static struct pinmux_cfg_reg pinmux_config_regs[] = { | |
2224 | PORTCR(0, 0xe6050000), /* PORT0CR */ | |
2225 | PORTCR(1, 0xe6050001), /* PORT1CR */ | |
2226 | PORTCR(2, 0xe6050002), /* PORT2CR */ | |
2227 | PORTCR(3, 0xe6050003), /* PORT3CR */ | |
2228 | PORTCR(4, 0xe6050004), /* PORT4CR */ | |
2229 | PORTCR(5, 0xe6050005), /* PORT5CR */ | |
2230 | PORTCR(6, 0xe6050006), /* PORT6CR */ | |
2231 | PORTCR(7, 0xe6050007), /* PORT7CR */ | |
2232 | PORTCR(8, 0xe6050008), /* PORT8CR */ | |
2233 | PORTCR(9, 0xe6050009), /* PORT9CR */ | |
2234 | ||
2235 | PORTCR(10, 0xe605000a), /* PORT10CR */ | |
2236 | PORTCR(11, 0xe605000b), /* PORT11CR */ | |
2237 | PORTCR(12, 0xe605000c), /* PORT12CR */ | |
2238 | PORTCR(13, 0xe605000d), /* PORT13CR */ | |
2239 | PORTCR(14, 0xe605000e), /* PORT14CR */ | |
2240 | PORTCR(15, 0xe605000f), /* PORT15CR */ | |
2241 | PORTCR(16, 0xe6050010), /* PORT16CR */ | |
2242 | PORTCR(17, 0xe6050011), /* PORT17CR */ | |
2243 | PORTCR(18, 0xe6050012), /* PORT18CR */ | |
2244 | PORTCR(19, 0xe6050013), /* PORT19CR */ | |
2245 | ||
2246 | PORTCR(20, 0xe6050014), /* PORT20CR */ | |
2247 | PORTCR(21, 0xe6050015), /* PORT21CR */ | |
2248 | PORTCR(22, 0xe6050016), /* PORT22CR */ | |
2249 | PORTCR(23, 0xe6050017), /* PORT23CR */ | |
2250 | PORTCR(24, 0xe6050018), /* PORT24CR */ | |
2251 | PORTCR(25, 0xe6050019), /* PORT25CR */ | |
2252 | PORTCR(26, 0xe605001a), /* PORT26CR */ | |
2253 | PORTCR(27, 0xe605001b), /* PORT27CR */ | |
2254 | PORTCR(28, 0xe605001c), /* PORT28CR */ | |
2255 | PORTCR(29, 0xe605001d), /* PORT29CR */ | |
2256 | ||
2257 | PORTCR(30, 0xe605001e), /* PORT30CR */ | |
2258 | PORTCR(31, 0xe605001f), /* PORT31CR */ | |
2259 | PORTCR(32, 0xe6051020), /* PORT32CR */ | |
2260 | PORTCR(33, 0xe6051021), /* PORT33CR */ | |
2261 | PORTCR(34, 0xe6051022), /* PORT34CR */ | |
2262 | PORTCR(35, 0xe6051023), /* PORT35CR */ | |
2263 | PORTCR(36, 0xe6051024), /* PORT36CR */ | |
2264 | PORTCR(37, 0xe6051025), /* PORT37CR */ | |
2265 | PORTCR(38, 0xe6051026), /* PORT38CR */ | |
2266 | PORTCR(39, 0xe6051027), /* PORT39CR */ | |
2267 | ||
2268 | PORTCR(40, 0xe6051028), /* PORT40CR */ | |
2269 | PORTCR(41, 0xe6051029), /* PORT41CR */ | |
2270 | PORTCR(42, 0xe605102a), /* PORT42CR */ | |
2271 | PORTCR(43, 0xe605102b), /* PORT43CR */ | |
2272 | PORTCR(44, 0xe605102c), /* PORT44CR */ | |
2273 | PORTCR(45, 0xe605102d), /* PORT45CR */ | |
2274 | PORTCR(46, 0xe605102e), /* PORT46CR */ | |
2275 | PORTCR(47, 0xe605102f), /* PORT47CR */ | |
2276 | PORTCR(48, 0xe6051030), /* PORT48CR */ | |
2277 | PORTCR(49, 0xe6051031), /* PORT49CR */ | |
2278 | ||
2279 | PORTCR(50, 0xe6051032), /* PORT50CR */ | |
2280 | PORTCR(51, 0xe6051033), /* PORT51CR */ | |
2281 | PORTCR(52, 0xe6051034), /* PORT52CR */ | |
2282 | PORTCR(53, 0xe6051035), /* PORT53CR */ | |
2283 | PORTCR(54, 0xe6051036), /* PORT54CR */ | |
2284 | PORTCR(55, 0xe6051037), /* PORT55CR */ | |
2285 | PORTCR(56, 0xe6051038), /* PORT56CR */ | |
2286 | PORTCR(57, 0xe6051039), /* PORT57CR */ | |
2287 | PORTCR(58, 0xe605103a), /* PORT58CR */ | |
2288 | PORTCR(59, 0xe605103b), /* PORT59CR */ | |
2289 | ||
2290 | PORTCR(60, 0xe605103c), /* PORT60CR */ | |
2291 | PORTCR(61, 0xe605103d), /* PORT61CR */ | |
2292 | PORTCR(62, 0xe605103e), /* PORT62CR */ | |
2293 | PORTCR(63, 0xe605103f), /* PORT63CR */ | |
2294 | PORTCR(64, 0xe6051040), /* PORT64CR */ | |
2295 | PORTCR(65, 0xe6051041), /* PORT65CR */ | |
2296 | PORTCR(66, 0xe6051042), /* PORT66CR */ | |
2297 | PORTCR(67, 0xe6051043), /* PORT67CR */ | |
2298 | PORTCR(68, 0xe6051044), /* PORT68CR */ | |
2299 | PORTCR(69, 0xe6051045), /* PORT69CR */ | |
2300 | ||
2301 | PORTCR(70, 0xe6051046), /* PORT70CR */ | |
2302 | PORTCR(71, 0xe6051047), /* PORT71CR */ | |
2303 | PORTCR(72, 0xe6051048), /* PORT72CR */ | |
2304 | PORTCR(73, 0xe6051049), /* PORT73CR */ | |
2305 | PORTCR(74, 0xe605104a), /* PORT74CR */ | |
2306 | PORTCR(75, 0xe605104b), /* PORT75CR */ | |
2307 | PORTCR(76, 0xe605104c), /* PORT76CR */ | |
2308 | PORTCR(77, 0xe605104d), /* PORT77CR */ | |
2309 | PORTCR(78, 0xe605104e), /* PORT78CR */ | |
2310 | PORTCR(79, 0xe605104f), /* PORT79CR */ | |
2311 | ||
2312 | PORTCR(80, 0xe6051050), /* PORT80CR */ | |
2313 | PORTCR(81, 0xe6051051), /* PORT81CR */ | |
2314 | PORTCR(82, 0xe6051052), /* PORT82CR */ | |
2315 | PORTCR(83, 0xe6051053), /* PORT83CR */ | |
2316 | PORTCR(84, 0xe6051054), /* PORT84CR */ | |
2317 | PORTCR(85, 0xe6051055), /* PORT85CR */ | |
2318 | PORTCR(86, 0xe6051056), /* PORT86CR */ | |
2319 | PORTCR(87, 0xe6051057), /* PORT87CR */ | |
2320 | PORTCR(88, 0xe6051058), /* PORT88CR */ | |
2321 | PORTCR(89, 0xe6051059), /* PORT89CR */ | |
2322 | ||
2323 | PORTCR(90, 0xe605105a), /* PORT90CR */ | |
2324 | PORTCR(91, 0xe605105b), /* PORT91CR */ | |
2325 | PORTCR(92, 0xe605105c), /* PORT92CR */ | |
2326 | PORTCR(93, 0xe605105d), /* PORT93CR */ | |
2327 | PORTCR(94, 0xe605105e), /* PORT94CR */ | |
2328 | PORTCR(95, 0xe605105f), /* PORT95CR */ | |
2329 | PORTCR(96, 0xe6052060), /* PORT96CR */ | |
2330 | PORTCR(97, 0xe6052061), /* PORT97CR */ | |
2331 | PORTCR(98, 0xe6052062), /* PORT98CR */ | |
2332 | PORTCR(99, 0xe6052063), /* PORT99CR */ | |
2333 | ||
2334 | PORTCR(100, 0xe6052064), /* PORT100CR */ | |
2335 | PORTCR(101, 0xe6052065), /* PORT101CR */ | |
2336 | PORTCR(102, 0xe6052066), /* PORT102CR */ | |
2337 | PORTCR(103, 0xe6052067), /* PORT103CR */ | |
2338 | PORTCR(104, 0xe6052068), /* PORT104CR */ | |
2339 | PORTCR(105, 0xe6052069), /* PORT105CR */ | |
2340 | PORTCR(106, 0xe605206a), /* PORT106CR */ | |
2341 | PORTCR(107, 0xe605206b), /* PORT107CR */ | |
2342 | PORTCR(108, 0xe605206c), /* PORT108CR */ | |
2343 | PORTCR(109, 0xe605206d), /* PORT109CR */ | |
2344 | ||
2345 | PORTCR(110, 0xe605206e), /* PORT110CR */ | |
2346 | PORTCR(111, 0xe605206f), /* PORT111CR */ | |
2347 | PORTCR(112, 0xe6052070), /* PORT112CR */ | |
2348 | PORTCR(113, 0xe6052071), /* PORT113CR */ | |
2349 | PORTCR(114, 0xe6052072), /* PORT114CR */ | |
2350 | PORTCR(115, 0xe6052073), /* PORT115CR */ | |
2351 | PORTCR(116, 0xe6052074), /* PORT116CR */ | |
2352 | PORTCR(117, 0xe6052075), /* PORT117CR */ | |
2353 | PORTCR(118, 0xe6052076), /* PORT118CR */ | |
2354 | ||
2355 | PORTCR(128, 0xe6052080), /* PORT128CR */ | |
2356 | PORTCR(129, 0xe6052081), /* PORT129CR */ | |
2357 | ||
2358 | PORTCR(130, 0xe6052082), /* PORT130CR */ | |
2359 | PORTCR(131, 0xe6052083), /* PORT131CR */ | |
2360 | PORTCR(132, 0xe6052084), /* PORT132CR */ | |
2361 | PORTCR(133, 0xe6052085), /* PORT133CR */ | |
2362 | PORTCR(134, 0xe6052086), /* PORT134CR */ | |
2363 | PORTCR(135, 0xe6052087), /* PORT135CR */ | |
2364 | PORTCR(136, 0xe6052088), /* PORT136CR */ | |
2365 | PORTCR(137, 0xe6052089), /* PORT137CR */ | |
2366 | PORTCR(138, 0xe605208a), /* PORT138CR */ | |
2367 | PORTCR(139, 0xe605208b), /* PORT139CR */ | |
2368 | ||
2369 | PORTCR(140, 0xe605208c), /* PORT140CR */ | |
2370 | PORTCR(141, 0xe605208d), /* PORT141CR */ | |
2371 | PORTCR(142, 0xe605208e), /* PORT142CR */ | |
2372 | PORTCR(143, 0xe605208f), /* PORT143CR */ | |
2373 | PORTCR(144, 0xe6052090), /* PORT144CR */ | |
2374 | PORTCR(145, 0xe6052091), /* PORT145CR */ | |
2375 | PORTCR(146, 0xe6052092), /* PORT146CR */ | |
2376 | PORTCR(147, 0xe6052093), /* PORT147CR */ | |
2377 | PORTCR(148, 0xe6052094), /* PORT148CR */ | |
2378 | PORTCR(149, 0xe6052095), /* PORT149CR */ | |
2379 | ||
2380 | PORTCR(150, 0xe6052096), /* PORT150CR */ | |
2381 | PORTCR(151, 0xe6052097), /* PORT151CR */ | |
2382 | PORTCR(152, 0xe6052098), /* PORT152CR */ | |
2383 | PORTCR(153, 0xe6052099), /* PORT153CR */ | |
2384 | PORTCR(154, 0xe605209a), /* PORT154CR */ | |
2385 | PORTCR(155, 0xe605209b), /* PORT155CR */ | |
2386 | PORTCR(156, 0xe605209c), /* PORT156CR */ | |
2387 | PORTCR(157, 0xe605209d), /* PORT157CR */ | |
2388 | PORTCR(158, 0xe605209e), /* PORT158CR */ | |
2389 | PORTCR(159, 0xe605209f), /* PORT159CR */ | |
2390 | ||
2391 | PORTCR(160, 0xe60520a0), /* PORT160CR */ | |
2392 | PORTCR(161, 0xe60520a1), /* PORT161CR */ | |
2393 | PORTCR(162, 0xe60520a2), /* PORT162CR */ | |
2394 | PORTCR(163, 0xe60520a3), /* PORT163CR */ | |
2395 | PORTCR(164, 0xe60520a4), /* PORT164CR */ | |
2396 | ||
2397 | PORTCR(192, 0xe60520c0), /* PORT192CR */ | |
2398 | PORTCR(193, 0xe60520c1), /* PORT193CR */ | |
2399 | PORTCR(194, 0xe60520c2), /* PORT194CR */ | |
2400 | PORTCR(195, 0xe60520c3), /* PORT195CR */ | |
2401 | PORTCR(196, 0xe60520c4), /* PORT196CR */ | |
2402 | PORTCR(197, 0xe60520c5), /* PORT197CR */ | |
2403 | PORTCR(198, 0xe60520c6), /* PORT198CR */ | |
2404 | PORTCR(199, 0xe60520c7), /* PORT199CR */ | |
2405 | ||
2406 | PORTCR(200, 0xe60520c8), /* PORT200CR */ | |
2407 | PORTCR(201, 0xe60520c9), /* PORT201CR */ | |
2408 | PORTCR(202, 0xe60520ca), /* PORT202CR */ | |
2409 | PORTCR(203, 0xe60520cb), /* PORT203CR */ | |
2410 | PORTCR(204, 0xe60520cc), /* PORT204CR */ | |
2411 | PORTCR(205, 0xe60520cd), /* PORT205CR */ | |
2412 | PORTCR(206, 0xe60520ce), /* PORT206CR */ | |
2413 | PORTCR(207, 0xe60520cf), /* PORT207CR */ | |
2414 | PORTCR(208, 0xe60520d0), /* PORT208CR */ | |
2415 | PORTCR(209, 0xe60520d1), /* PORT209CR */ | |
2416 | ||
2417 | PORTCR(210, 0xe60520d2), /* PORT210CR */ | |
2418 | PORTCR(211, 0xe60520d3), /* PORT211CR */ | |
2419 | PORTCR(212, 0xe60520d4), /* PORT212CR */ | |
2420 | PORTCR(213, 0xe60520d5), /* PORT213CR */ | |
2421 | PORTCR(214, 0xe60520d6), /* PORT214CR */ | |
2422 | PORTCR(215, 0xe60520d7), /* PORT215CR */ | |
2423 | PORTCR(216, 0xe60520d8), /* PORT216CR */ | |
2424 | PORTCR(217, 0xe60520d9), /* PORT217CR */ | |
2425 | PORTCR(218, 0xe60520da), /* PORT218CR */ | |
2426 | PORTCR(219, 0xe60520db), /* PORT219CR */ | |
2427 | ||
2428 | PORTCR(220, 0xe60520dc), /* PORT220CR */ | |
2429 | PORTCR(221, 0xe60520dd), /* PORT221CR */ | |
2430 | PORTCR(222, 0xe60520de), /* PORT222CR */ | |
2431 | PORTCR(223, 0xe60520df), /* PORT223CR */ | |
2432 | PORTCR(224, 0xe60530e0), /* PORT224CR */ | |
2433 | PORTCR(225, 0xe60530e1), /* PORT225CR */ | |
2434 | PORTCR(226, 0xe60530e2), /* PORT226CR */ | |
2435 | PORTCR(227, 0xe60530e3), /* PORT227CR */ | |
2436 | PORTCR(228, 0xe60530e4), /* PORT228CR */ | |
2437 | PORTCR(229, 0xe60530e5), /* PORT229CR */ | |
2438 | ||
2439 | PORTCR(230, 0xe60530e6), /* PORT230CR */ | |
2440 | PORTCR(231, 0xe60530e7), /* PORT231CR */ | |
2441 | PORTCR(232, 0xe60530e8), /* PORT232CR */ | |
2442 | PORTCR(233, 0xe60530e9), /* PORT233CR */ | |
2443 | PORTCR(234, 0xe60530ea), /* PORT234CR */ | |
2444 | PORTCR(235, 0xe60530eb), /* PORT235CR */ | |
2445 | PORTCR(236, 0xe60530ec), /* PORT236CR */ | |
2446 | PORTCR(237, 0xe60530ed), /* PORT237CR */ | |
2447 | PORTCR(238, 0xe60530ee), /* PORT238CR */ | |
2448 | PORTCR(239, 0xe60530ef), /* PORT239CR */ | |
2449 | ||
2450 | PORTCR(240, 0xe60530f0), /* PORT240CR */ | |
2451 | PORTCR(241, 0xe60530f1), /* PORT241CR */ | |
2452 | PORTCR(242, 0xe60530f2), /* PORT242CR */ | |
2453 | PORTCR(243, 0xe60530f3), /* PORT243CR */ | |
2454 | PORTCR(244, 0xe60530f4), /* PORT244CR */ | |
2455 | PORTCR(245, 0xe60530f5), /* PORT245CR */ | |
2456 | PORTCR(246, 0xe60530f6), /* PORT246CR */ | |
2457 | PORTCR(247, 0xe60530f7), /* PORT247CR */ | |
2458 | PORTCR(248, 0xe60530f8), /* PORT248CR */ | |
2459 | PORTCR(249, 0xe60530f9), /* PORT249CR */ | |
2460 | ||
2461 | PORTCR(250, 0xe60530fa), /* PORT250CR */ | |
2462 | PORTCR(251, 0xe60530fb), /* PORT251CR */ | |
2463 | PORTCR(252, 0xe60530fc), /* PORT252CR */ | |
2464 | PORTCR(253, 0xe60530fd), /* PORT253CR */ | |
2465 | PORTCR(254, 0xe60530fe), /* PORT254CR */ | |
2466 | PORTCR(255, 0xe60530ff), /* PORT255CR */ | |
2467 | PORTCR(256, 0xe6053100), /* PORT256CR */ | |
2468 | PORTCR(257, 0xe6053101), /* PORT257CR */ | |
2469 | PORTCR(258, 0xe6053102), /* PORT258CR */ | |
2470 | PORTCR(259, 0xe6053103), /* PORT259CR */ | |
2471 | ||
2472 | PORTCR(260, 0xe6053104), /* PORT260CR */ | |
2473 | PORTCR(261, 0xe6053105), /* PORT261CR */ | |
2474 | PORTCR(262, 0xe6053106), /* PORT262CR */ | |
2475 | PORTCR(263, 0xe6053107), /* PORT263CR */ | |
2476 | PORTCR(264, 0xe6053108), /* PORT264CR */ | |
2477 | PORTCR(265, 0xe6053109), /* PORT265CR */ | |
2478 | PORTCR(266, 0xe605310a), /* PORT266CR */ | |
2479 | PORTCR(267, 0xe605310b), /* PORT267CR */ | |
2480 | PORTCR(268, 0xe605310c), /* PORT268CR */ | |
2481 | PORTCR(269, 0xe605310d), /* PORT269CR */ | |
2482 | ||
2483 | PORTCR(270, 0xe605310e), /* PORT270CR */ | |
2484 | PORTCR(271, 0xe605310f), /* PORT271CR */ | |
2485 | PORTCR(272, 0xe6053110), /* PORT272CR */ | |
2486 | PORTCR(273, 0xe6053111), /* PORT273CR */ | |
2487 | PORTCR(274, 0xe6053112), /* PORT274CR */ | |
2488 | PORTCR(275, 0xe6053113), /* PORT275CR */ | |
2489 | PORTCR(276, 0xe6053114), /* PORT276CR */ | |
2490 | PORTCR(277, 0xe6053115), /* PORT277CR */ | |
2491 | PORTCR(278, 0xe6053116), /* PORT278CR */ | |
2492 | PORTCR(279, 0xe6053117), /* PORT279CR */ | |
2493 | ||
2494 | PORTCR(280, 0xe6053118), /* PORT280CR */ | |
2495 | PORTCR(281, 0xe6053119), /* PORT281CR */ | |
2496 | PORTCR(282, 0xe605311a), /* PORT282CR */ | |
2497 | ||
2498 | PORTCR(288, 0xe6052120), /* PORT288CR */ | |
2499 | PORTCR(289, 0xe6052121), /* PORT289CR */ | |
2500 | ||
2501 | PORTCR(290, 0xe6052122), /* PORT290CR */ | |
2502 | PORTCR(291, 0xe6052123), /* PORT291CR */ | |
2503 | PORTCR(292, 0xe6052124), /* PORT292CR */ | |
2504 | PORTCR(293, 0xe6052125), /* PORT293CR */ | |
2505 | PORTCR(294, 0xe6052126), /* PORT294CR */ | |
2506 | PORTCR(295, 0xe6052127), /* PORT295CR */ | |
2507 | PORTCR(296, 0xe6052128), /* PORT296CR */ | |
2508 | PORTCR(297, 0xe6052129), /* PORT297CR */ | |
2509 | PORTCR(298, 0xe605212a), /* PORT298CR */ | |
2510 | PORTCR(299, 0xe605212b), /* PORT299CR */ | |
2511 | ||
2512 | PORTCR(300, 0xe605212c), /* PORT300CR */ | |
2513 | PORTCR(301, 0xe605212d), /* PORT301CR */ | |
2514 | PORTCR(302, 0xe605212e), /* PORT302CR */ | |
2515 | PORTCR(303, 0xe605212f), /* PORT303CR */ | |
2516 | PORTCR(304, 0xe6052130), /* PORT304CR */ | |
2517 | PORTCR(305, 0xe6052131), /* PORT305CR */ | |
2518 | PORTCR(306, 0xe6052132), /* PORT306CR */ | |
2519 | PORTCR(307, 0xe6052133), /* PORT307CR */ | |
2520 | PORTCR(308, 0xe6052134), /* PORT308CR */ | |
2521 | PORTCR(309, 0xe6052135), /* PORT309CR */ | |
2522 | ||
2523 | { PINMUX_CFG_REG("MSEL2CR", 0xe605801c, 32, 1) { | |
2524 | 0, 0, | |
2525 | 0, 0, | |
2526 | 0, 0, | |
2527 | 0, 0, | |
2528 | 0, 0, | |
2529 | 0, 0, | |
2530 | 0, 0, | |
2531 | 0, 0, | |
2532 | 0, 0, | |
2533 | 0, 0, | |
2534 | 0, 0, | |
2535 | 0, 0, | |
2536 | MSEL2CR_MSEL19_0, MSEL2CR_MSEL19_1, | |
2537 | MSEL2CR_MSEL18_0, MSEL2CR_MSEL18_1, | |
2538 | MSEL2CR_MSEL17_0, MSEL2CR_MSEL17_1, | |
2539 | MSEL2CR_MSEL16_0, MSEL2CR_MSEL16_1, | |
2540 | 0, 0, | |
2541 | MSEL2CR_MSEL14_0, MSEL2CR_MSEL14_1, | |
2542 | MSEL2CR_MSEL13_0, MSEL2CR_MSEL13_1, | |
2543 | MSEL2CR_MSEL12_0, MSEL2CR_MSEL12_1, | |
2544 | MSEL2CR_MSEL11_0, MSEL2CR_MSEL11_1, | |
2545 | MSEL2CR_MSEL10_0, MSEL2CR_MSEL10_1, | |
2546 | MSEL2CR_MSEL9_0, MSEL2CR_MSEL9_1, | |
2547 | MSEL2CR_MSEL8_0, MSEL2CR_MSEL8_1, | |
2548 | MSEL2CR_MSEL7_0, MSEL2CR_MSEL7_1, | |
2549 | MSEL2CR_MSEL6_0, MSEL2CR_MSEL6_1, | |
2550 | MSEL2CR_MSEL5_0, MSEL2CR_MSEL5_1, | |
2551 | MSEL2CR_MSEL4_0, MSEL2CR_MSEL4_1, | |
2552 | MSEL2CR_MSEL3_0, MSEL2CR_MSEL3_1, | |
2553 | MSEL2CR_MSEL2_0, MSEL2CR_MSEL2_1, | |
2554 | MSEL2CR_MSEL1_0, MSEL2CR_MSEL1_1, | |
2555 | MSEL2CR_MSEL0_0, MSEL2CR_MSEL0_1, | |
2556 | } | |
2557 | }, | |
2558 | { PINMUX_CFG_REG("MSEL3CR", 0xe6058020, 32, 1) { | |
2559 | 0, 0, | |
2560 | 0, 0, | |
2561 | 0, 0, | |
2562 | MSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1, | |
2563 | 0, 0, | |
2564 | 0, 0, | |
2565 | 0, 0, | |
2566 | 0, 0, | |
2567 | 0, 0, | |
2568 | 0, 0, | |
2569 | 0, 0, | |
2570 | 0, 0, | |
2571 | 0, 0, | |
2572 | 0, 0, | |
2573 | 0, 0, | |
2574 | 0, 0, | |
2575 | MSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1, | |
2576 | 0, 0, | |
2577 | 0, 0, | |
2578 | 0, 0, | |
2579 | MSEL3CR_MSEL11_0, MSEL3CR_MSEL11_1, | |
2580 | 0, 0, | |
2581 | MSEL3CR_MSEL9_0, MSEL3CR_MSEL9_1, | |
2582 | 0, 0, | |
2583 | 0, 0, | |
2584 | MSEL3CR_MSEL6_0, MSEL3CR_MSEL6_1, | |
2585 | 0, 0, | |
2586 | 0, 0, | |
2587 | 0, 0, | |
2588 | MSEL3CR_MSEL2_0, MSEL3CR_MSEL2_1, | |
2589 | 0, 0, | |
2590 | 0, 0, | |
2591 | } | |
2592 | }, | |
2593 | { PINMUX_CFG_REG("MSEL4CR", 0xe6058024, 32, 1) { | |
2594 | 0, 0, | |
2595 | 0, 0, | |
2596 | MSEL4CR_MSEL29_0, MSEL4CR_MSEL29_1, | |
2597 | 0, 0, | |
2598 | MSEL4CR_MSEL27_0, MSEL4CR_MSEL27_1, | |
2599 | MSEL4CR_MSEL26_0, MSEL4CR_MSEL26_1, | |
2600 | 0, 0, | |
2601 | 0, 0, | |
2602 | 0, 0, | |
2603 | MSEL4CR_MSEL22_0, MSEL4CR_MSEL22_1, | |
2604 | MSEL4CR_MSEL21_0, MSEL4CR_MSEL21_1, | |
2605 | MSEL4CR_MSEL20_0, MSEL4CR_MSEL20_1, | |
2606 | MSEL4CR_MSEL19_0, MSEL4CR_MSEL19_1, | |
2607 | 0, 0, | |
2608 | 0, 0, | |
2609 | 0, 0, | |
2610 | MSEL4CR_MSEL15_0, MSEL4CR_MSEL15_1, | |
2611 | 0, 0, | |
2612 | MSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1, | |
2613 | MSEL4CR_MSEL12_0, MSEL4CR_MSEL12_1, | |
2614 | MSEL4CR_MSEL11_0, MSEL4CR_MSEL11_1, | |
2615 | MSEL4CR_MSEL10_0, MSEL4CR_MSEL10_1, | |
2616 | MSEL4CR_MSEL9_0, MSEL4CR_MSEL9_1, | |
2617 | MSEL4CR_MSEL8_0, MSEL4CR_MSEL8_1, | |
2618 | MSEL4CR_MSEL7_0, MSEL4CR_MSEL7_1, | |
2619 | 0, 0, | |
2620 | 0, 0, | |
2621 | MSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1, | |
2622 | 0, 0, | |
2623 | 0, 0, | |
2624 | MSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1, | |
2625 | 0, 0, | |
2626 | } | |
2627 | }, | |
2628 | { }, | |
2629 | }; | |
2630 | ||
2631 | static struct pinmux_data_reg pinmux_data_regs[] = { | |
2632 | { PINMUX_DATA_REG("PORTL031_000DR", 0xe6054000, 32) { | |
2633 | PORT31_DATA, PORT30_DATA, PORT29_DATA, PORT28_DATA, | |
2634 | PORT27_DATA, PORT26_DATA, PORT25_DATA, PORT24_DATA, | |
2635 | PORT23_DATA, PORT22_DATA, PORT21_DATA, PORT20_DATA, | |
2636 | PORT19_DATA, PORT18_DATA, PORT17_DATA, PORT16_DATA, | |
2637 | PORT15_DATA, PORT14_DATA, PORT13_DATA, PORT12_DATA, | |
2638 | PORT11_DATA, PORT10_DATA, PORT9_DATA, PORT8_DATA, | |
2639 | PORT7_DATA, PORT6_DATA, PORT5_DATA, PORT4_DATA, | |
2640 | PORT3_DATA, PORT2_DATA, PORT1_DATA, PORT0_DATA } | |
2641 | }, | |
2642 | { PINMUX_DATA_REG("PORTD063_032DR", 0xe6055000, 32) { | |
2643 | PORT63_DATA, PORT62_DATA, PORT61_DATA, PORT60_DATA, | |
2644 | PORT59_DATA, PORT58_DATA, PORT57_DATA, PORT56_DATA, | |
2645 | PORT55_DATA, PORT54_DATA, PORT53_DATA, PORT52_DATA, | |
2646 | PORT51_DATA, PORT50_DATA, PORT49_DATA, PORT48_DATA, | |
2647 | PORT47_DATA, PORT46_DATA, PORT45_DATA, PORT44_DATA, | |
2648 | PORT43_DATA, PORT42_DATA, PORT41_DATA, PORT40_DATA, | |
2649 | PORT39_DATA, PORT38_DATA, PORT37_DATA, PORT36_DATA, | |
2650 | PORT35_DATA, PORT34_DATA, PORT33_DATA, PORT32_DATA } | |
2651 | }, | |
2652 | { PINMUX_DATA_REG("PORTD095_064DR", 0xe6055004, 32) { | |
2653 | PORT95_DATA, PORT94_DATA, PORT93_DATA, PORT92_DATA, | |
2654 | PORT91_DATA, PORT90_DATA, PORT89_DATA, PORT88_DATA, | |
2655 | PORT87_DATA, PORT86_DATA, PORT85_DATA, PORT84_DATA, | |
2656 | PORT83_DATA, PORT82_DATA, PORT81_DATA, PORT80_DATA, | |
2657 | PORT79_DATA, PORT78_DATA, PORT77_DATA, PORT76_DATA, | |
2658 | PORT75_DATA, PORT74_DATA, PORT73_DATA, PORT72_DATA, | |
2659 | PORT71_DATA, PORT70_DATA, PORT69_DATA, PORT68_DATA, | |
2660 | PORT67_DATA, PORT66_DATA, PORT65_DATA, PORT64_DATA } | |
2661 | }, | |
2662 | { PINMUX_DATA_REG("PORTR127_096DR", 0xe6056000, 32) { | |
2663 | 0, 0, 0, 0, | |
2664 | 0, 0, 0, 0, | |
2665 | 0, PORT118_DATA, PORT117_DATA, PORT116_DATA, | |
2666 | PORT115_DATA, PORT114_DATA, PORT113_DATA, PORT112_DATA, | |
2667 | PORT111_DATA, PORT110_DATA, PORT109_DATA, PORT108_DATA, | |
2668 | PORT107_DATA, PORT106_DATA, PORT105_DATA, PORT104_DATA, | |
2669 | PORT103_DATA, PORT102_DATA, PORT101_DATA, PORT100_DATA, | |
2670 | PORT99_DATA, PORT98_DATA, PORT97_DATA, PORT96_DATA } | |
2671 | }, | |
2672 | { PINMUX_DATA_REG("PORTR159_128DR", 0xe6056004, 32) { | |
2673 | PORT159_DATA, PORT158_DATA, PORT157_DATA, PORT156_DATA, | |
2674 | PORT155_DATA, PORT154_DATA, PORT153_DATA, PORT152_DATA, | |
2675 | PORT151_DATA, PORT150_DATA, PORT149_DATA, PORT148_DATA, | |
2676 | PORT147_DATA, PORT146_DATA, PORT145_DATA, PORT144_DATA, | |
2677 | PORT143_DATA, PORT142_DATA, PORT141_DATA, PORT140_DATA, | |
2678 | PORT139_DATA, PORT138_DATA, PORT137_DATA, PORT136_DATA, | |
2679 | PORT135_DATA, PORT134_DATA, PORT133_DATA, PORT132_DATA, | |
2680 | PORT131_DATA, PORT130_DATA, PORT129_DATA, PORT128_DATA } | |
2681 | }, | |
2682 | { PINMUX_DATA_REG("PORTR191_160DR", 0xe6056008, 32) { | |
2683 | 0, 0, 0, 0, | |
2684 | 0, 0, 0, 0, | |
2685 | 0, 0, 0, 0, | |
2686 | 0, 0, 0, 0, | |
2687 | 0, 0, 0, 0, | |
2688 | 0, 0, 0, 0, | |
2689 | 0, 0, 0, PORT164_DATA, | |
2690 | PORT163_DATA, PORT162_DATA, PORT161_DATA, PORT160_DATA } | |
2691 | }, | |
2692 | { PINMUX_DATA_REG("PORTR223_192DR", 0xe605600C, 32) { | |
2693 | PORT223_DATA, PORT222_DATA, PORT221_DATA, PORT220_DATA, | |
2694 | PORT219_DATA, PORT218_DATA, PORT217_DATA, PORT216_DATA, | |
2695 | PORT215_DATA, PORT214_DATA, PORT213_DATA, PORT212_DATA, | |
2696 | PORT211_DATA, PORT210_DATA, PORT209_DATA, PORT208_DATA, | |
2697 | PORT207_DATA, PORT206_DATA, PORT205_DATA, PORT204_DATA, | |
2698 | PORT203_DATA, PORT202_DATA, PORT201_DATA, PORT200_DATA, | |
2699 | PORT199_DATA, PORT198_DATA, PORT197_DATA, PORT196_DATA, | |
2700 | PORT195_DATA, PORT194_DATA, PORT193_DATA, PORT192_DATA } | |
2701 | }, | |
2702 | { PINMUX_DATA_REG("PORTU255_224DR", 0xe6057000, 32) { | |
2703 | PORT255_DATA, PORT254_DATA, PORT253_DATA, PORT252_DATA, | |
2704 | PORT251_DATA, PORT250_DATA, PORT249_DATA, PORT248_DATA, | |
2705 | PORT247_DATA, PORT246_DATA, PORT245_DATA, PORT244_DATA, | |
2706 | PORT243_DATA, PORT242_DATA, PORT241_DATA, PORT240_DATA, | |
2707 | PORT239_DATA, PORT238_DATA, PORT237_DATA, PORT236_DATA, | |
2708 | PORT235_DATA, PORT234_DATA, PORT233_DATA, PORT232_DATA, | |
2709 | PORT231_DATA, PORT230_DATA, PORT229_DATA, PORT228_DATA, | |
2710 | PORT227_DATA, PORT226_DATA, PORT225_DATA, PORT224_DATA } | |
2711 | }, | |
2712 | { PINMUX_DATA_REG("PORTU287_256DR", 0xe6057004, 32) { | |
2713 | 0, 0, 0, 0, | |
2714 | 0, PORT282_DATA, PORT281_DATA, PORT280_DATA, | |
2715 | PORT279_DATA, PORT278_DATA, PORT277_DATA, PORT276_DATA, | |
2716 | PORT275_DATA, PORT274_DATA, PORT273_DATA, PORT272_DATA, | |
2717 | PORT271_DATA, PORT270_DATA, PORT269_DATA, PORT268_DATA, | |
2718 | PORT267_DATA, PORT266_DATA, PORT265_DATA, PORT264_DATA, | |
2719 | PORT263_DATA, PORT262_DATA, PORT261_DATA, PORT260_DATA, | |
2720 | PORT259_DATA, PORT258_DATA, PORT257_DATA, PORT256_DATA } | |
2721 | }, | |
2722 | { PINMUX_DATA_REG("PORTR319_288DR", 0xe6056010, 32) { | |
2723 | 0, 0, 0, 0, | |
2724 | 0, 0, 0, 0, | |
2725 | 0, 0, PORT309_DATA, PORT308_DATA, | |
2726 | PORT307_DATA, PORT306_DATA, PORT305_DATA, PORT304_DATA, | |
2727 | PORT303_DATA, PORT302_DATA, PORT301_DATA, PORT300_DATA, | |
2728 | PORT299_DATA, PORT298_DATA, PORT297_DATA, PORT296_DATA, | |
2729 | PORT295_DATA, PORT294_DATA, PORT293_DATA, PORT292_DATA, | |
2730 | PORT291_DATA, PORT290_DATA, PORT289_DATA, PORT288_DATA } | |
2731 | }, | |
2732 | { }, | |
2733 | }; | |
2734 | ||
2735 | #if 0 | |
2736 | /* IRQ pins through INTCS with IRQ0->15 from 0x200 and IRQ16-31 from 0x3200 */ | |
2737 | #define EXT_IRQ16L(n) intcs_evt2irq(0x200 + ((n) << 5)) | |
2738 | #define EXT_IRQ16H(n) intcs_evt2irq(0x3200 + ((n - 16) << 5)) | |
2739 | #else | |
2740 | #define EXT_IRQ16L(n) (n) | |
2741 | #define EXT_IRQ16H(n) (n) | |
2742 | #endif | |
2743 | ||
2744 | static struct pinmux_irq pinmux_irqs[] = { | |
2745 | PINMUX_IRQ(EXT_IRQ16H(19), PORT9_FN0), | |
2746 | PINMUX_IRQ(EXT_IRQ16L(1), PORT10_FN0), | |
2747 | PINMUX_IRQ(EXT_IRQ16L(0), PORT11_FN0), | |
2748 | PINMUX_IRQ(EXT_IRQ16H(18), PORT13_FN0), | |
2749 | PINMUX_IRQ(EXT_IRQ16H(20), PORT14_FN0), | |
2750 | PINMUX_IRQ(EXT_IRQ16H(21), PORT15_FN0), | |
2751 | PINMUX_IRQ(EXT_IRQ16H(31), PORT26_FN0), | |
2752 | PINMUX_IRQ(EXT_IRQ16H(30), PORT27_FN0), | |
2753 | PINMUX_IRQ(EXT_IRQ16H(29), PORT28_FN0), | |
2754 | PINMUX_IRQ(EXT_IRQ16H(22), PORT40_FN0), | |
2755 | PINMUX_IRQ(EXT_IRQ16H(23), PORT53_FN0), | |
2756 | PINMUX_IRQ(EXT_IRQ16L(10), PORT54_FN0), | |
2757 | PINMUX_IRQ(EXT_IRQ16L(9), PORT56_FN0), | |
2758 | PINMUX_IRQ(EXT_IRQ16H(26), PORT115_FN0), | |
2759 | PINMUX_IRQ(EXT_IRQ16H(27), PORT116_FN0), | |
2760 | PINMUX_IRQ(EXT_IRQ16H(28), PORT117_FN0), | |
2761 | PINMUX_IRQ(EXT_IRQ16H(24), PORT118_FN0), | |
2762 | PINMUX_IRQ(EXT_IRQ16L(6), PORT147_FN0), | |
2763 | PINMUX_IRQ(EXT_IRQ16L(2), PORT149_FN0), | |
2764 | PINMUX_IRQ(EXT_IRQ16L(7), PORT150_FN0), | |
2765 | PINMUX_IRQ(EXT_IRQ16L(12), PORT156_FN0), | |
2766 | PINMUX_IRQ(EXT_IRQ16L(4), PORT159_FN0), | |
2767 | PINMUX_IRQ(EXT_IRQ16H(25), PORT164_FN0), | |
2768 | PINMUX_IRQ(EXT_IRQ16L(8), PORT223_FN0), | |
2769 | PINMUX_IRQ(EXT_IRQ16L(3), PORT224_FN0), | |
2770 | PINMUX_IRQ(EXT_IRQ16L(5), PORT227_FN0), | |
2771 | PINMUX_IRQ(EXT_IRQ16H(17), PORT234_FN0), | |
2772 | PINMUX_IRQ(EXT_IRQ16L(11), PORT238_FN0), | |
2773 | PINMUX_IRQ(EXT_IRQ16L(13), PORT239_FN0), | |
2774 | PINMUX_IRQ(EXT_IRQ16H(16), PORT249_FN0), | |
2775 | PINMUX_IRQ(EXT_IRQ16L(14), PORT251_FN0), | |
2776 | PINMUX_IRQ(EXT_IRQ16L(9), PORT308_FN0), | |
2777 | }; | |
2778 | ||
2779 | static struct pinmux_info sh73a0_pinmux_info = { | |
2780 | .name = "sh73a0_pfc", | |
2781 | .reserved_id = PINMUX_RESERVED, | |
2782 | .data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END }, | |
2783 | .input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END }, | |
2784 | .input_pu = { PINMUX_INPUT_PULLUP_BEGIN, PINMUX_INPUT_PULLUP_END }, | |
2785 | .input_pd = { PINMUX_INPUT_PULLDOWN_BEGIN, PINMUX_INPUT_PULLDOWN_END }, | |
2786 | .output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END }, | |
2787 | .mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END }, | |
2788 | .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END }, | |
2789 | ||
2790 | .first_gpio = GPIO_PORT0, | |
2791 | .last_gpio = GPIO_FN_FSIAISLD_PU, | |
2792 | ||
2793 | .gpios = pinmux_gpios, | |
2794 | .cfg_regs = pinmux_config_regs, | |
2795 | .data_regs = pinmux_data_regs, | |
2796 | ||
2797 | .gpio_data = pinmux_data, | |
2798 | .gpio_data_size = ARRAY_SIZE(pinmux_data), | |
2799 | ||
2800 | .gpio_irq = pinmux_irqs, | |
2801 | .gpio_irq_size = ARRAY_SIZE(pinmux_irqs), | |
2802 | }; | |
2803 | ||
2804 | void sh73a0_pinmux_init(void) | |
2805 | { | |
2806 | register_pinmux(&sh73a0_pinmux_info); | |
2807 | } |