]> git.ipfire.org Git - thirdparty/linux.git/blame - arch/arm/mach-s3c24xx/mach-smdk2440.c
ARM: delete struct sys_timer
[thirdparty/linux.git] / arch / arm / mach-s3c24xx / mach-smdk2440.c
CommitLineData
a21765a7 1/* linux/arch/arm/mach-s3c2440/mach-smdk2440.c
1da177e4 2 *
e02f8664 3 * Copyright (c) 2004-2005 Simtec Electronics
1da177e4
LT
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * http://www.fluff.org/ben/smdk2440/
7 *
8 * Thanks to Dimity Andric and TomTom for the loan of an SMDK2440.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
1da177e4
LT
14*/
15
16#include <linux/kernel.h>
17#include <linux/types.h>
18#include <linux/interrupt.h>
19#include <linux/list.h>
20#include <linux/timer.h>
21#include <linux/init.h>
b6d1f542 22#include <linux/serial_core.h>
d052d1be 23#include <linux/platform_device.h>
fced80c7 24#include <linux/io.h>
1da177e4
LT
25
26#include <asm/mach/arch.h>
27#include <asm/mach/map.h>
28#include <asm/mach/irq.h>
29
a09e64fb 30#include <mach/hardware.h>
1da177e4
LT
31#include <asm/irq.h>
32#include <asm/mach-types.h>
33
a2b7ba9c 34#include <plat/regs-serial.h>
a09e64fb
RK
35#include <mach/regs-gpio.h>
36#include <mach/regs-lcd.h>
57718976 37
a09e64fb
RK
38#include <mach/idle.h>
39#include <mach/fb.h>
436d42c6 40#include <linux/platform_data/i2c-s3c2410.h>
1da177e4 41
a2b7ba9c 42#include <plat/s3c2410.h>
84c9b727 43#include <plat/s3c244x.h>
d5120ae7 44#include <plat/clock.h>
a2b7ba9c
BD
45#include <plat/devs.h>
46#include <plat/cpu.h>
d3f4c571 47
d5120ae7 48#include <plat/common-smdk.h>
1da177e4 49
b27b0727
KK
50#include "common.h"
51
1da177e4
LT
52static struct map_desc smdk2440_iodesc[] __initdata = {
53 /* ISA IO Space map (memory space selected by A24) */
54
cbe69f95
BD
55 {
56 .virtual = (u32)S3C24XX_VA_ISA_WORD,
57 .pfn = __phys_to_pfn(S3C2410_CS2),
58 .length = 0x10000,
59 .type = MT_DEVICE,
60 }, {
61 .virtual = (u32)S3C24XX_VA_ISA_WORD + 0x10000,
62 .pfn = __phys_to_pfn(S3C2410_CS2 + (1<<24)),
63 .length = SZ_4M,
64 .type = MT_DEVICE,
65 }, {
66 .virtual = (u32)S3C24XX_VA_ISA_BYTE,
67 .pfn = __phys_to_pfn(S3C2410_CS2),
68 .length = 0x10000,
69 .type = MT_DEVICE,
70 }, {
71 .virtual = (u32)S3C24XX_VA_ISA_BYTE + 0x10000,
72 .pfn = __phys_to_pfn(S3C2410_CS2 + (1<<24)),
73 .length = SZ_4M,
74 .type = MT_DEVICE,
75 }
1da177e4
LT
76};
77
78#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
79#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
80#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
81
66a9b49a 82static struct s3c2410_uartcfg smdk2440_uartcfgs[] __initdata = {
1da177e4
LT
83 [0] = {
84 .hwport = 0,
85 .flags = 0,
86 .ucon = 0x3c5,
87 .ulcon = 0x03,
88 .ufcon = 0x51,
89 },
90 [1] = {
91 .hwport = 1,
92 .flags = 0,
93 .ucon = 0x3c5,
94 .ulcon = 0x03,
95 .ufcon = 0x51,
96 },
97 /* IR port */
98 [2] = {
99 .hwport = 2,
100 .flags = 0,
101 .ucon = 0x3c5,
102 .ulcon = 0x43,
103 .ufcon = 0x51,
104 }
105};
106
57718976
BD
107/* LCD driver info */
108
09fe75f6 109static struct s3c2410fb_display smdk2440_lcd_cfg __initdata = {
57718976 110
f28ef573
KH
111 .lcdcon5 = S3C2410_LCDCON5_FRM565 |
112 S3C2410_LCDCON5_INVVLINE |
113 S3C2410_LCDCON5_INVVFRAME |
114 S3C2410_LCDCON5_PWREN |
115 S3C2410_LCDCON5_HWSWP,
57718976 116
69816699 117 .type = S3C2410_LCDCON1_TFT,
09fe75f6
KH
118
119 .width = 240,
120 .height = 320,
121
69816699 122 .pixclock = 166667, /* HCLK 60 MHz, divisor 10 */
09fe75f6
KH
123 .xres = 240,
124 .yres = 320,
125 .bpp = 16,
1f411537
KH
126 .left_margin = 20,
127 .right_margin = 8,
93d11f5a 128 .hsync_len = 4,
5f20f69b
KH
129 .upper_margin = 8,
130 .lower_margin = 7,
93d11f5a 131 .vsync_len = 4,
09fe75f6
KH
132};
133
134static struct s3c2410fb_mach_info smdk2440_fb_info __initdata = {
135 .displays = &smdk2440_lcd_cfg,
136 .num_displays = 1,
137 .default_display = 0,
138
57718976
BD
139#if 0
140 /* currently setup by downloader */
141 .gpccon = 0xaa940659,
142 .gpccon_mask = 0xffffffff,
143 .gpcup = 0x0000ffff,
144 .gpcup_mask = 0xffffffff,
145 .gpdcon = 0xaa84aaa0,
146 .gpdcon_mask = 0xffffffff,
147 .gpdup = 0x0000faff,
148 .gpdup_mask = 0xffffffff,
149#endif
150
151 .lpcsel = ((0xCE6) & ~7) | 1<<4,
57718976
BD
152};
153
1da177e4 154static struct platform_device *smdk2440_devices[] __initdata = {
b813248c 155 &s3c_device_ohci,
1da177e4
LT
156 &s3c_device_lcd,
157 &s3c_device_wdt,
3e1b776c 158 &s3c_device_i2c0,
1da177e4
LT
159 &s3c_device_iis,
160};
161
5fe10ab1 162static void __init smdk2440_map_io(void)
1da177e4
LT
163{
164 s3c24xx_init_io(smdk2440_iodesc, ARRAY_SIZE(smdk2440_iodesc));
165 s3c24xx_init_clocks(16934400);
166 s3c24xx_init_uarts(smdk2440_uartcfgs, ARRAY_SIZE(smdk2440_uartcfgs));
1da177e4
LT
167}
168
5fe10ab1 169static void __init smdk2440_machine_init(void)
1da177e4 170{
09fe75f6 171 s3c24xx_fb_set_platdata(&smdk2440_fb_info);
3e1b776c 172 s3c_i2c0_set_platdata(NULL);
57718976 173
57e5171c 174 platform_add_devices(smdk2440_devices, ARRAY_SIZE(smdk2440_devices));
d3f4c571 175 smdk_machine_init();
1da177e4
LT
176}
177
178MACHINE_START(S3C2440, "SMDK2440")
afdd225d 179 /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
69d50710 180 .atag_offset = 0x100,
1da177e4
LT
181
182 .init_irq = s3c24xx_init_irq,
183 .map_io = smdk2440_map_io,
184 .init_machine = smdk2440_machine_init,
6bb27d73 185 .init_time = s3c24xx_timer_init,
c1ba544f 186 .restart = s3c244x_restart,
1da177e4 187MACHINE_END