[people/arne_f/kernel.git] / arch / arm / mach-sa1100 / neponset.c

// SPDX-License-Identifier: GPL-2.0
/*
 * linux/arch/arm/mach-sa1100/neponset.c
 */
#include <linux/err.h>
#include <linux/init.h>
#include <linux/ioport.h>
#include <linux/irq.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/platform_data/sa11x0-serial.h>
#include <linux/platform_device.h>
#include <linux/pm.h>
#include <linux/serial_core.h>
#include <linux/slab.h>
#include <linux/smc91x.h>

#include <asm/mach-types.h>
#include <asm/mach/map.h>
#include <asm/hardware/sa1111.h>
#include <asm/sizes.h>

#include <mach/hardware.h>
#include <mach/assabet.h>
#include <mach/neponset.h>
#include <mach/irqs.h>

#define NEP_IRQ_SMC91X	0
#define NEP_IRQ_USAR	1
#define NEP_IRQ_SA1111	2
#define NEP_IRQ_NR	3

#define WHOAMI		0x00
#define LEDS		0x10
#define SWPK		0x20
#define IRR		0x24
#define KP_Y_IN		0x80
#define KP_X_OUT	0x90
#define NCR_0		0xa0
#define MDM_CTL_0	0xb0
#define MDM_CTL_1	0xb4
#define AUD_CTL		0xc0

#define IRR_ETHERNET	(1 << 0)
#define IRR_USAR	(1 << 1)
#define IRR_SA1111	(1 << 2)

#define MDM_CTL0_RTS1	(1 << 0)
#define MDM_CTL0_DTR1	(1 << 1)
#define MDM_CTL0_RTS2	(1 << 2)
#define MDM_CTL0_DTR2	(1 << 3)

#define MDM_CTL1_CTS1	(1 << 0)
#define MDM_CTL1_DSR1	(1 << 1)
#define MDM_CTL1_DCD1	(1 << 2)
#define MDM_CTL1_CTS2	(1 << 3)
#define MDM_CTL1_DSR2	(1 << 4)
#define MDM_CTL1_DCD2	(1 << 5)

#define AUD_SEL_1341	(1 << 0)
#define AUD_MUTE_1341	(1 << 1)

extern void sa1110_mb_disable(void);

struct neponset_drvdata {
	void __iomem *base;
	struct platform_device *sa1111;
	struct platform_device *smc91x;
	unsigned irq_base;
#ifdef CONFIG_PM_SLEEP
	u32 ncr0;
	u32 mdm_ctl_0;
#endif
};

static void __iomem *nep_base;

void neponset_ncr_frob(unsigned int mask, unsigned int val)
{
	void __iomem *base = nep_base;

	if (base) {
		unsigned long flags;
		unsigned v;

		local_irq_save(flags);
		v = readb_relaxed(base + NCR_0);
		writeb_relaxed((v & ~mask) | val, base + NCR_0);
		local_irq_restore(flags);
	} else {
		WARN(1, "nep_base unset\n");
	}
}
EXPORT_SYMBOL(neponset_ncr_frob);

static void neponset_set_mctrl(struct uart_port *port, u_int mctrl)
{
	void __iomem *base = nep_base;
	u_int mdm_ctl0;

	if (!base)
		return;

	mdm_ctl0 = readb_relaxed(base + MDM_CTL_0);
	if (port->mapbase == _Ser1UTCR0) {
		if (mctrl & TIOCM_RTS)
			mdm_ctl0 &= ~MDM_CTL0_RTS2;
		else
			mdm_ctl0 |= MDM_CTL0_RTS2;

		if (mctrl & TIOCM_DTR)
			mdm_ctl0 &= ~MDM_CTL0_DTR2;
		else
			mdm_ctl0 |= MDM_CTL0_DTR2;
	} else if (port->mapbase == _Ser3UTCR0) {
		if (mctrl & TIOCM_RTS)
			mdm_ctl0 &= ~MDM_CTL0_RTS1;
		else
			mdm_ctl0 |= MDM_CTL0_RTS1;

		if (mctrl & TIOCM_DTR)
			mdm_ctl0 &= ~MDM_CTL0_DTR1;
		else
			mdm_ctl0 |= MDM_CTL0_DTR1;
	}

	writeb_relaxed(mdm_ctl0, base + MDM_CTL_0);
}

static u_int neponset_get_mctrl(struct uart_port *port)
{
	void __iomem *base = nep_base;
	u_int ret = TIOCM_CD | TIOCM_CTS | TIOCM_DSR;
	u_int mdm_ctl1;

	if (!base)
		return ret;

	mdm_ctl1 = readb_relaxed(base + MDM_CTL_1);
	if (port->mapbase == _Ser1UTCR0) {
		if (mdm_ctl1 & MDM_CTL1_DCD2)
			ret &= ~TIOCM_CD;
		if (mdm_ctl1 & MDM_CTL1_CTS2)
			ret &= ~TIOCM_CTS;
		if (mdm_ctl1 & MDM_CTL1_DSR2)
			ret &= ~TIOCM_DSR;
	} else if (port->mapbase == _Ser3UTCR0) {
		if (mdm_ctl1 & MDM_CTL1_DCD1)
			ret &= ~TIOCM_CD;
		if (mdm_ctl1 & MDM_CTL1_CTS1)
			ret &= ~TIOCM_CTS;
		if (mdm_ctl1 & MDM_CTL1_DSR1)
			ret &= ~TIOCM_DSR;
	}

	return ret;
}

static struct sa1100_port_fns neponset_port_fns = {
	.set_mctrl	= neponset_set_mctrl,
	.get_mctrl	= neponset_get_mctrl,
};

/*
 * Install handler for Neponset IRQ.  Note that we have to loop here
 * since the ETHERNET and USAR IRQs are level based, and we need to
 * ensure that the IRQ signal is deasserted before returning.  This
 * is rather unfortunate.
 */
static void neponset_irq_handler(struct irq_desc *desc)
{
	struct neponset_drvdata *d = irq_desc_get_handler_data(desc);
	unsigned int irr;

	while (1) {
		/*
		 * Acknowledge the parent IRQ.
		 */
		desc->irq_data.chip->irq_ack(&desc->irq_data);

		/*
		 * Read the interrupt reason register.  Let's have all
		 * active IRQ bits high.  Note: there is a typo in the
		 * Neponset user's guide for the SA1111 IRR level.
		 */
		irr = readb_relaxed(d->base + IRR);
		irr ^= IRR_ETHERNET | IRR_USAR;

		if ((irr & (IRR_ETHERNET | IRR_USAR | IRR_SA1111)) == 0)
			break;

		/*
		 * Since there is no individual mask, we have to
		 * mask the parent IRQ.  This is safe, since we'll
		 * recheck the register for any pending IRQs.
		 */
		if (irr & (IRR_ETHERNET | IRR_USAR)) {
			desc->irq_data.chip->irq_mask(&desc->irq_data);

			/*
			 * Ack the interrupt now to prevent re-entering
			 * this neponset handler.  Again, this is safe
			 * since we'll check the IRR register prior to
			 * leaving.
			 */
			desc->irq_data.chip->irq_ack(&desc->irq_data);

			if (irr & IRR_ETHERNET)
				generic_handle_irq(d->irq_base + NEP_IRQ_SMC91X);

			if (irr & IRR_USAR)
				generic_handle_irq(d->irq_base + NEP_IRQ_USAR);

			desc->irq_data.chip->irq_unmask(&desc->irq_data);
		}

		if (irr & IRR_SA1111)
			generic_handle_irq(d->irq_base + NEP_IRQ_SA1111);
	}
}

/* Yes, we really do not have any kind of masking or unmasking */
static void nochip_noop(struct irq_data *irq)
{
}

static struct irq_chip nochip = {
	.name = "neponset",
	.irq_ack = nochip_noop,
	.irq_mask = nochip_noop,
	.irq_unmask = nochip_noop,
};

static struct sa1111_platform_data sa1111_info = {
	.disable_devs	= SA1111_DEVID_PS2_MSE,
};

static int neponset_probe(struct platform_device *dev)
{
	struct neponset_drvdata *d;
	struct resource *nep_res, *sa1111_res, *smc91x_res;
	struct resource sa1111_resources[] = {
		DEFINE_RES_MEM(0x40000000, SZ_8K),
		{ .flags = IORESOURCE_IRQ },
	};
	struct platform_device_info sa1111_devinfo = {
		.parent = &dev->dev,
		.name = "sa1111",
		.id = 0,
		.res = sa1111_resources,
		.num_res = ARRAY_SIZE(sa1111_resources),
		.data = &sa1111_info,
		.size_data = sizeof(sa1111_info),
		.dma_mask = 0xffffffffUL,
	};
	struct resource smc91x_resources[] = {
		DEFINE_RES_MEM_NAMED(SA1100_CS3_PHYS,
			0x02000000, "smc91x-regs"),
		DEFINE_RES_MEM_NAMED(SA1100_CS3_PHYS + 0x02000000,
			0x02000000, "smc91x-attrib"),
		{ .flags = IORESOURCE_IRQ },
	};
	struct smc91x_platdata smc91x_platdata = {
		.flags = SMC91X_USE_8BIT | SMC91X_IO_SHIFT_2 | SMC91X_NOWAIT,
	};
	struct platform_device_info smc91x_devinfo = {
		.parent = &dev->dev,
		.name = "smc91x",
		.id = 0,
		.res = smc91x_resources,
		.num_res = ARRAY_SIZE(smc91x_resources),
		.data = &smc91x_platdata,
		.size_data = sizeof(smc91x_platdata),
	};
	int ret, irq;

	if (nep_base)
		return -EBUSY;

	irq = ret = platform_get_irq(dev, 0);
	if (ret < 0)
		goto err_alloc;

	nep_res = platform_get_resource(dev, IORESOURCE_MEM, 0);
	smc91x_res = platform_get_resource(dev, IORESOURCE_MEM, 1);
	sa1111_res = platform_get_resource(dev, IORESOURCE_MEM, 2);
	if (!nep_res || !smc91x_res || !sa1111_res) {
		ret = -ENXIO;
		goto err_alloc;
	}

	d = kzalloc(sizeof(*d), GFP_KERNEL);
	if (!d) {
		ret = -ENOMEM;
		goto err_alloc;
	}

	d->base = ioremap(nep_res->start, SZ_4K);
	if (!d->base) {
		ret = -ENOMEM;
		goto err_ioremap;
	}

	if (readb_relaxed(d->base + WHOAMI) != 0x11) {
		dev_warn(&dev->dev, "Neponset board detected, but wrong ID: %02x\n",
			 readb_relaxed(d->base + WHOAMI));
		ret = -ENODEV;
		goto err_id;
	}

	ret = irq_alloc_descs(-1, IRQ_BOARD_START, NEP_IRQ_NR, -1);
	if (ret <= 0) {
		dev_err(&dev->dev, "unable to allocate %u irqs: %d\n",
			NEP_IRQ_NR, ret);
		if (ret == 0)
			ret = -ENOMEM;
		goto err_irq_alloc;
	}

	d->irq_base = ret;

	irq_set_chip_and_handler(d->irq_base + NEP_IRQ_SMC91X, &nochip,
		handle_simple_irq);
	irq_clear_status_flags(d->irq_base + NEP_IRQ_SMC91X, IRQ_NOREQUEST | IRQ_NOPROBE);
	irq_set_chip_and_handler(d->irq_base + NEP_IRQ_USAR, &nochip,
		handle_simple_irq);
	irq_clear_status_flags(d->irq_base + NEP_IRQ_USAR, IRQ_NOREQUEST | IRQ_NOPROBE);
	irq_set_chip(d->irq_base + NEP_IRQ_SA1111, &nochip);

	irq_set_irq_type(irq, IRQ_TYPE_EDGE_RISING);
	irq_set_chained_handler_and_data(irq, neponset_irq_handler, d);

	/*
	 * We would set IRQ_GPIO25 to be a wake-up IRQ, but unfortunately
	 * something on the Neponset activates this IRQ on sleep (eth?)
	 */
#if 0
	enable_irq_wake(irq);
#endif

	dev_info(&dev->dev, "Neponset daughter board, providing IRQ%u-%u\n",
		 d->irq_base, d->irq_base + NEP_IRQ_NR - 1);
	nep_base = d->base;

	sa1100_register_uart_fns(&neponset_port_fns);

	/* Ensure that the memory bus request/grant signals are setup */
	sa1110_mb_disable();

	/* Disable GPIO 0/1 drivers so the buttons work on the Assabet */
	writeb_relaxed(NCR_GP01_OFF, d->base + NCR_0);

	sa1111_resources[0].parent = sa1111_res;
	sa1111_resources[1].start = d->irq_base + NEP_IRQ_SA1111;
	sa1111_resources[1].end = d->irq_base + NEP_IRQ_SA1111;
	d->sa1111 = platform_device_register_full(&sa1111_devinfo);

	smc91x_resources[0].parent = smc91x_res;
	smc91x_resources[1].parent = smc91x_res;
	smc91x_resources[2].start = d->irq_base + NEP_IRQ_SMC91X;
	smc91x_resources[2].end = d->irq_base + NEP_IRQ_SMC91X;
	d->smc91x = platform_device_register_full(&smc91x_devinfo);

	platform_set_drvdata(dev, d);

	return 0;

 err_irq_alloc:
 err_id:
	iounmap(d->base);
 err_ioremap:
	kfree(d);
 err_alloc:
	return ret;
}

static int neponset_remove(struct platform_device *dev)
{
	struct neponset_drvdata *d = platform_get_drvdata(dev);
	int irq = platform_get_irq(dev, 0);

	if (!IS_ERR(d->sa1111))
		platform_device_unregister(d->sa1111);
	if (!IS_ERR(d->smc91x))
		platform_device_unregister(d->smc91x);
	irq_set_chained_handler(irq, NULL);
	irq_free_descs(d->irq_base, NEP_IRQ_NR);
	nep_base = NULL;
	iounmap(d->base);
	kfree(d);

	return 0;
}

#ifdef CONFIG_PM_SLEEP
static int neponset_suspend(struct device *dev)
{
	struct neponset_drvdata *d = dev_get_drvdata(dev);

	d->ncr0 = readb_relaxed(d->base + NCR_0);
	d->mdm_ctl_0 = readb_relaxed(d->base + MDM_CTL_0);

	return 0;
}

static int neponset_resume(struct device *dev)
{
	struct neponset_drvdata *d = dev_get_drvdata(dev);

	writeb_relaxed(d->ncr0, d->base + NCR_0);
	writeb_relaxed(d->mdm_ctl_0, d->base + MDM_CTL_0);

	return 0;
}

static const struct dev_pm_ops neponset_pm_ops = {
	.suspend_noirq = neponset_suspend,
	.resume_noirq = neponset_resume,
	.freeze_noirq = neponset_suspend,
	.restore_noirq = neponset_resume,
};
#define PM_OPS &neponset_pm_ops
#else
#define PM_OPS NULL
#endif

static struct platform_driver neponset_device_driver = {
	.probe		= neponset_probe,
	.remove		= neponset_remove,
	.driver		= {
		.name	= "neponset",
		.pm	= PM_OPS,
	},
};

static int __init neponset_init(void)
{
	return platform_driver_register(&neponset_device_driver);
}

subsys_initcall(neponset_init);
Commit	Line	Data
b2441318	1	// SPDX-License-Identifier: GPL-2.0
1da177e4 LT	2	/*
1da177e4 LT	3	* linux/arch/arm/mach-sa1100/neponset.c
1da177e4	4	*/
9590e898	5	#include <linux/err.h>
1da177e4	6	#include <linux/init.h>
1da177e4	7	#include <linux/ioport.h>
ced8d21c	8	#include <linux/irq.h>
92e617d9	9	#include <linux/kernel.h>
ae14c2e2	10	#include <linux/module.h>
6920b5a7	11	#include <linux/platform_data/sa11x0-serial.h>
d052d1be	12	#include <linux/platform_device.h>
51f93390	13	#include <linux/pm.h>
92e617d9	14	#include <linux/serial_core.h>
ae14c2e2	15	#include <linux/slab.h>
b70661c7	16	#include <linux/smc91x.h>
1da177e4	17
1da177e4	18	#include <asm/mach-types.h>
1da177e4	19	#include <asm/mach/map.h>
1da177e4 LT	20	#include <asm/hardware/sa1111.h>
	21	#include <asm/sizes.h>
	22
92e617d9 RK	23	#include <mach/hardware.h>
	24	#include <mach/assabet.h>
	25	#include <mach/neponset.h>
f314f33b	26	#include <mach/irqs.h>
92e617d9	27
ced8d21c RK	28	#define NEP_IRQ_SMC91X 0
	29	#define NEP_IRQ_USAR 1
	30	#define NEP_IRQ_SA1111 2
	31	#define NEP_IRQ_NR 3
	32
f942b0fd RK	33	#define WHOAMI 0x00
	34	#define LEDS 0x10
	35	#define SWPK 0x20
	36	#define IRR 0x24
	37	#define KP_Y_IN 0x80
	38	#define KP_X_OUT 0x90
	39	#define NCR_0 0xa0
	40	#define MDM_CTL_0 0xb0
	41	#define MDM_CTL_1 0xb4
	42	#define AUD_CTL 0xc0
	43
	44	#define IRR_ETHERNET (1 << 0)
	45	#define IRR_USAR (1 << 1)
	46	#define IRR_SA1111 (1 << 2)
	47
	48	#define MDM_CTL0_RTS1 (1 << 0)
	49	#define MDM_CTL0_DTR1 (1 << 1)
	50	#define MDM_CTL0_RTS2 (1 << 2)
	51	#define MDM_CTL0_DTR2 (1 << 3)
	52
	53	#define MDM_CTL1_CTS1 (1 << 0)
	54	#define MDM_CTL1_DSR1 (1 << 1)
	55	#define MDM_CTL1_DCD1 (1 << 2)
	56	#define MDM_CTL1_CTS2 (1 << 3)
	57	#define MDM_CTL1_DSR2 (1 << 4)
	58	#define MDM_CTL1_DCD2 (1 << 5)
	59
	60	#define AUD_SEL_1341 (1 << 0)
	61	#define AUD_MUTE_1341 (1 << 1)
	62
bab50a35 RK	63	extern void sa1110_mb_disable(void);
bab50a35 RK	64
ae14c2e2	65	struct neponset_drvdata {
f942b0fd	66	void __iomem *base;
9590e898 RK	67	struct platform_device *sa1111;
9590e898 RK	68	struct platform_device *smc91x;
ced8d21c	69	unsigned irq_base;
ae14c2e2 RK	70	#ifdef CONFIG_PM_SLEEP
	71	u32 ncr0;
	72	u32 mdm_ctl_0;
	73	#endif
	74	};
	75
f942b0fd RK	76	static void __iomem *nep_base;
f942b0fd RK	77
6ad1b614 RK	78	void neponset_ncr_frob(unsigned int mask, unsigned int val)
6ad1b614 RK	79	{
f942b0fd RK	80	void __iomem *base = nep_base;
	81
	82	if (base) {
	83	unsigned long flags;
	84	unsigned v;
	85
	86	local_irq_save(flags);
	87	v = readb_relaxed(base + NCR_0);
	88	writeb_relaxed((v & ~mask) \| val, base + NCR_0);
	89	local_irq_restore(flags);
	90	} else {
	91	WARN(1, "nep_base unset\n");
	92	}
6ad1b614	93	}
ef0c1484	94	EXPORT_SYMBOL(neponset_ncr_frob);
6ad1b614	95
92e617d9 RK	96	static void neponset_set_mctrl(struct uart_port *port, u_int mctrl)
92e617d9 RK	97	{
f942b0fd RK	98	void __iomem *base = nep_base;
	99	u_int mdm_ctl0;
	100
	101	if (!base)
	102	return;
92e617d9	103
f942b0fd	104	mdm_ctl0 = readb_relaxed(base + MDM_CTL_0);
92e617d9 RK	105	if (port->mapbase == _Ser1UTCR0) {
	106	if (mctrl & TIOCM_RTS)
	107	mdm_ctl0 &= ~MDM_CTL0_RTS2;
	108	else
	109	mdm_ctl0 \|= MDM_CTL0_RTS2;
	110
	111	if (mctrl & TIOCM_DTR)
	112	mdm_ctl0 &= ~MDM_CTL0_DTR2;
	113	else
	114	mdm_ctl0 \|= MDM_CTL0_DTR2;
	115	} else if (port->mapbase == _Ser3UTCR0) {
	116	if (mctrl & TIOCM_RTS)
	117	mdm_ctl0 &= ~MDM_CTL0_RTS1;
	118	else
	119	mdm_ctl0 \|= MDM_CTL0_RTS1;
	120
	121	if (mctrl & TIOCM_DTR)
	122	mdm_ctl0 &= ~MDM_CTL0_DTR1;
	123	else
	124	mdm_ctl0 \|= MDM_CTL0_DTR1;
	125	}
	126
f942b0fd	127	writeb_relaxed(mdm_ctl0, base + MDM_CTL_0);
92e617d9 RK	128	}
	129
	130	static u_int neponset_get_mctrl(struct uart_port *port)
	131	{
f942b0fd	132	void __iomem *base = nep_base;
92e617d9	133	u_int ret = TIOCM_CD \| TIOCM_CTS \| TIOCM_DSR;
f942b0fd	134	u_int mdm_ctl1;
92e617d9	135
f942b0fd RK	136	if (!base)
	137	return ret;
	138
	139	mdm_ctl1 = readb_relaxed(base + MDM_CTL_1);
92e617d9 RK	140	if (port->mapbase == _Ser1UTCR0) {
	141	if (mdm_ctl1 & MDM_CTL1_DCD2)
	142	ret &= ~TIOCM_CD;
	143	if (mdm_ctl1 & MDM_CTL1_CTS2)
	144	ret &= ~TIOCM_CTS;
	145	if (mdm_ctl1 & MDM_CTL1_DSR2)
	146	ret &= ~TIOCM_DSR;
	147	} else if (port->mapbase == _Ser3UTCR0) {
	148	if (mdm_ctl1 & MDM_CTL1_DCD1)
	149	ret &= ~TIOCM_CD;
	150	if (mdm_ctl1 & MDM_CTL1_CTS1)
	151	ret &= ~TIOCM_CTS;
	152	if (mdm_ctl1 & MDM_CTL1_DSR1)
	153	ret &= ~TIOCM_DSR;
	154	}
	155
	156	return ret;
	157	}
	158
351a102d	159	static struct sa1100_port_fns neponset_port_fns = {
92e617d9 RK	160	.set_mctrl = neponset_set_mctrl,
	161	.get_mctrl = neponset_get_mctrl,
	162	};
	163
1da177e4 LT	164	/*
	165	* Install handler for Neponset IRQ. Note that we have to loop here
	166	* since the ETHERNET and USAR IRQs are level based, and we need to
	167	* ensure that the IRQ signal is deasserted before returning. This
	168	* is rather unfortunate.
	169	*/
bd0b9ac4	170	static void neponset_irq_handler(struct irq_desc *desc)
1da177e4	171	{
ced8d21c	172	struct neponset_drvdata *d = irq_desc_get_handler_data(desc);
1da177e4 LT	173	unsigned int irr;
	174
	175	while (1) {
1da177e4 LT	176	/*
	177	* Acknowledge the parent IRQ.
	178	*/
c4e8964e	179	desc->irq_data.chip->irq_ack(&desc->irq_data);
1da177e4 LT	180
	181	/*
	182	* Read the interrupt reason register. Let's have all
	183	* active IRQ bits high. Note: there is a typo in the
	184	* Neponset user's guide for the SA1111 IRR level.
	185	*/
f942b0fd RK	186	irr = readb_relaxed(d->base + IRR);
f942b0fd RK	187	irr ^= IRR_ETHERNET \| IRR_USAR;
1da177e4 LT	188
	189	if ((irr & (IRR_ETHERNET \| IRR_USAR \| IRR_SA1111)) == 0)
	190	break;
	191
	192	/*
	193	* Since there is no individual mask, we have to
	194	* mask the parent IRQ. This is safe, since we'll
	195	* recheck the register for any pending IRQs.
	196	*/
	197	if (irr & (IRR_ETHERNET \| IRR_USAR)) {
c4e8964e	198	desc->irq_data.chip->irq_mask(&desc->irq_data);
1da177e4	199
d782f33d RK	200	/*
	201	* Ack the interrupt now to prevent re-entering
	202	* this neponset handler. Again, this is safe
	203	* since we'll check the IRR register prior to
	204	* leaving.
	205	*/
c4e8964e	206	desc->irq_data.chip->irq_ack(&desc->irq_data);
d782f33d	207
ced8d21c RK	208	if (irr & IRR_ETHERNET)
ced8d21c RK	209	generic_handle_irq(d->irq_base + NEP_IRQ_SMC91X);
1da177e4	210
ced8d21c RK	211	if (irr & IRR_USAR)
ced8d21c RK	212	generic_handle_irq(d->irq_base + NEP_IRQ_USAR);
1da177e4	213
c4e8964e	214	desc->irq_data.chip->irq_unmask(&desc->irq_data);
1da177e4 LT	215	}
1da177e4 LT	216
ced8d21c RK	217	if (irr & IRR_SA1111)
ced8d21c RK	218	generic_handle_irq(d->irq_base + NEP_IRQ_SA1111);
1da177e4 LT	219	}
	220	}
	221
ced8d21c	222	/* Yes, we really do not have any kind of masking or unmasking */
71045520 RK	223	static void nochip_noop(struct irq_data *irq)
	224	{
	225	}
	226
	227	static struct irq_chip nochip = {
	228	.name = "neponset",
	229	.irq_ack = nochip_noop,
	230	.irq_mask = nochip_noop,
	231	.irq_unmask = nochip_noop,
	232	};
	233
92e617d9	234	static struct sa1111_platform_data sa1111_info = {
07be45f5	235	.disable_devs = SA1111_DEVID_PS2_MSE,
92e617d9 RK	236	};
92e617d9 RK	237
351a102d	238	static int neponset_probe(struct platform_device *dev)
1da177e4	239	{
ae14c2e2	240	struct neponset_drvdata *d;
f942b0fd	241	struct resource nep_res, sa1111_res, *smc91x_res;
ced8d21c RK	242	struct resource sa1111_resources[] = {
	243	DEFINE_RES_MEM(0x40000000, SZ_8K),
	244	{ .flags = IORESOURCE_IRQ },
	245	};
9590e898 RK	246	struct platform_device_info sa1111_devinfo = {
	247	.parent = &dev->dev,
	248	.name = "sa1111",
	249	.id = 0,
	250	.res = sa1111_resources,
	251	.num_res = ARRAY_SIZE(sa1111_resources),
	252	.data = &sa1111_info,
	253	.size_data = sizeof(sa1111_info),
	254	.dma_mask = 0xffffffffUL,
	255	};
ced8d21c RK	256	struct resource smc91x_resources[] = {
	257	DEFINE_RES_MEM_NAMED(SA1100_CS3_PHYS,
	258	0x02000000, "smc91x-regs"),
	259	DEFINE_RES_MEM_NAMED(SA1100_CS3_PHYS + 0x02000000,
	260	0x02000000, "smc91x-attrib"),
	261	{ .flags = IORESOURCE_IRQ },
	262	};
b70661c7 AB	263	struct smc91x_platdata smc91x_platdata = {
	264	.flags = SMC91X_USE_8BIT \| SMC91X_IO_SHIFT_2 \| SMC91X_NOWAIT,
	265	};
9590e898 RK	266	struct platform_device_info smc91x_devinfo = {
	267	.parent = &dev->dev,
	268	.name = "smc91x",
	269	.id = 0,
	270	.res = smc91x_resources,
	271	.num_res = ARRAY_SIZE(smc91x_resources),
04b91701 AB	272	.data = &smc91x_platdata,
04b91701 AB	273	.size_data = sizeof(smc91x_platdata),
9590e898	274	};
b6bdfcf5 RK	275	int ret, irq;
b6bdfcf5 RK	276
f942b0fd RK	277	if (nep_base)
	278	return -EBUSY;
	279
b6bdfcf5 RK	280	irq = ret = platform_get_irq(dev, 0);
	281	if (ret < 0)
	282	goto err_alloc;
ae14c2e2	283
f942b0fd	284	nep_res = platform_get_resource(dev, IORESOURCE_MEM, 0);
d2e539a5 RK	285	smc91x_res = platform_get_resource(dev, IORESOURCE_MEM, 1);
d2e539a5 RK	286	sa1111_res = platform_get_resource(dev, IORESOURCE_MEM, 2);
f942b0fd	287	if (!nep_res \|\| !smc91x_res \|\| !sa1111_res) {
d2e539a5 RK	288	ret = -ENXIO;
	289	goto err_alloc;
	290	}
	291
ae14c2e2 RK	292	d = kzalloc(sizeof(*d), GFP_KERNEL);
	293	if (!d) {
	294	ret = -ENOMEM;
	295	goto err_alloc;
	296	}
	297
f942b0fd RK	298	d->base = ioremap(nep_res->start, SZ_4K);
	299	if (!d->base) {
	300	ret = -ENOMEM;
	301	goto err_ioremap;
	302	}
	303
	304	if (readb_relaxed(d->base + WHOAMI) != 0x11) {
	305	dev_warn(&dev->dev, "Neponset board detected, but wrong ID: %02x\n",
	306	readb_relaxed(d->base + WHOAMI));
	307	ret = -ENODEV;
	308	goto err_id;
	309	}
	310
ced8d21c RK	311	ret = irq_alloc_descs(-1, IRQ_BOARD_START, NEP_IRQ_NR, -1);
	312	if (ret <= 0) {
	313	dev_err(&dev->dev, "unable to allocate %u irqs: %d\n",
	314	NEP_IRQ_NR, ret);
	315	if (ret == 0)
	316	ret = -ENOMEM;
	317	goto err_irq_alloc;
	318	}
	319
	320	d->irq_base = ret;
	321
	322	irq_set_chip_and_handler(d->irq_base + NEP_IRQ_SMC91X, &nochip,
	323	handle_simple_irq);
e8d36d5d	324	irq_clear_status_flags(d->irq_base + NEP_IRQ_SMC91X, IRQ_NOREQUEST \| IRQ_NOPROBE);
ced8d21c RK	325	irq_set_chip_and_handler(d->irq_base + NEP_IRQ_USAR, &nochip,
ced8d21c RK	326	handle_simple_irq);
e8d36d5d	327	irq_clear_status_flags(d->irq_base + NEP_IRQ_USAR, IRQ_NOREQUEST \| IRQ_NOPROBE);
ced8d21c	328	irq_set_chip(d->irq_base + NEP_IRQ_SA1111, &nochip);
1da177e4	329
b6bdfcf5	330	irq_set_irq_type(irq, IRQ_TYPE_EDGE_RISING);
056c0acf	331	irq_set_chained_handler_and_data(irq, neponset_irq_handler, d);
1da177e4 LT	332
1da177e4 LT	333	/*
ced8d21c RK	334	* We would set IRQ_GPIO25 to be a wake-up IRQ, but unfortunately
ced8d21c RK	335	* something on the Neponset activates this IRQ on sleep (eth?)
1da177e4 LT	336	*/
1da177e4 LT	337	#if 0
b6bdfcf5	338	enable_irq_wake(irq);
1da177e4 LT	339	#endif
1da177e4 LT	340
ced8d21c RK	341	dev_info(&dev->dev, "Neponset daughter board, providing IRQ%u-%u\n",
ced8d21c RK	342	d->irq_base, d->irq_base + NEP_IRQ_NR - 1);
f942b0fd	343	nep_base = d->base;
1da177e4	344
ced8d21c RK	345	sa1100_register_uart_fns(&neponset_port_fns);
ced8d21c RK	346
bab50a35 RK	347	/* Ensure that the memory bus request/grant signals are setup */
	348	sa1110_mb_disable();
	349
ced8d21c	350	/* Disable GPIO 0/1 drivers so the buttons work on the Assabet */
f942b0fd	351	writeb_relaxed(NCR_GP01_OFF, d->base + NCR_0);
1da177e4	352
d2e539a5	353	sa1111_resources[0].parent = sa1111_res;
ced8d21c RK	354	sa1111_resources[1].start = d->irq_base + NEP_IRQ_SA1111;
ced8d21c RK	355	sa1111_resources[1].end = d->irq_base + NEP_IRQ_SA1111;
9590e898	356	d->sa1111 = platform_device_register_full(&sa1111_devinfo);
ced8d21c	357
d2e539a5 RK	358	smc91x_resources[0].parent = smc91x_res;
d2e539a5 RK	359	smc91x_resources[1].parent = smc91x_res;
ced8d21c RK	360	smc91x_resources[2].start = d->irq_base + NEP_IRQ_SMC91X;
ced8d21c RK	361	smc91x_resources[2].end = d->irq_base + NEP_IRQ_SMC91X;
9590e898 RK	362	d->smc91x = platform_device_register_full(&smc91x_devinfo);
9590e898 RK	363
ae14c2e2 RK	364	platform_set_drvdata(dev, d);
ae14c2e2 RK	365
1da177e4	366	return 0;
ae14c2e2	367
ced8d21c	368	err_irq_alloc:
f942b0fd RK	369	err_id:
	370	iounmap(d->base);
	371	err_ioremap:
ced8d21c	372	kfree(d);
ae14c2e2 RK	373	err_alloc:
ae14c2e2 RK	374	return ret;
1da177e4 LT	375	}
1da177e4 LT	376
351a102d	377	static int neponset_remove(struct platform_device *dev)
ae14c2e2 RK	378	{
ae14c2e2 RK	379	struct neponset_drvdata *d = platform_get_drvdata(dev);
b6bdfcf5	380	int irq = platform_get_irq(dev, 0);
1da177e4	381
9590e898 RK	382	if (!IS_ERR(d->sa1111))
	383	platform_device_unregister(d->sa1111);
	384	if (!IS_ERR(d->smc91x))
	385	platform_device_unregister(d->smc91x);
b6bdfcf5	386	irq_set_chained_handler(irq, NULL);
ced8d21c	387	irq_free_descs(d->irq_base, NEP_IRQ_NR);
f942b0fd RK	388	nep_base = NULL;
f942b0fd RK	389	iounmap(d->base);
ae14c2e2 RK	390	kfree(d);
	391
	392	return 0;
	393	}
93160c63	394
51f93390 RK	395	#ifdef CONFIG_PM_SLEEP
51f93390 RK	396	static int neponset_suspend(struct device *dev)
1da177e4	397	{
51f93390	398	struct neponset_drvdata *d = dev_get_drvdata(dev);
ae14c2e2	399
f942b0fd RK	400	d->ncr0 = readb_relaxed(d->base + NCR_0);
f942b0fd RK	401	d->mdm_ctl_0 = readb_relaxed(d->base + MDM_CTL_0);
1da177e4 LT	402
	403	return 0;
	404	}
	405
51f93390	406	static int neponset_resume(struct device *dev)
1da177e4	407	{
51f93390	408	struct neponset_drvdata *d = dev_get_drvdata(dev);
ae14c2e2	409
f942b0fd RK	410	writeb_relaxed(d->ncr0, d->base + NCR_0);
f942b0fd RK	411	writeb_relaxed(d->mdm_ctl_0, d->base + MDM_CTL_0);
1da177e4 LT	412
	413	return 0;
	414	}
	415
51f93390 RK	416	static const struct dev_pm_ops neponset_pm_ops = {
	417	.suspend_noirq = neponset_suspend,
	418	.resume_noirq = neponset_resume,
	419	.freeze_noirq = neponset_suspend,
	420	.restore_noirq = neponset_resume,
	421	};
	422	#define PM_OPS &neponset_pm_ops
1da177e4	423	#else
51f93390	424	#define PM_OPS NULL
1da177e4 LT	425	#endif
1da177e4 LT	426
3ae5eaec	427	static struct platform_driver neponset_device_driver = {
1da177e4	428	.probe = neponset_probe,
351a102d	429	.remove = neponset_remove,
3ae5eaec RK	430	.driver = {
3ae5eaec RK	431	.name = "neponset",
51f93390	432	.pm = PM_OPS,
3ae5eaec	433	},
1da177e4 LT	434	};
1da177e4 LT	435
1da177e4 LT	436	static int __init neponset_init(void)
1da177e4 LT	437	{
bab50a35	438	return platform_driver_register(&neponset_device_driver);
1da177e4 LT	439	}
	440
	441	subsys_initcall(neponset_init);