]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - arch/microblaze/Kconfig
Merge tag 'reset-fixes-for-v5.1' of git://git.pengutronix.de/pza/linux into arm/fixes
[thirdparty/kernel/stable.git] / arch / microblaze / Kconfig
CommitLineData
575ca288
MS
1config MICROBLAZE
2 def_bool y
942fa985 3 select ARCH_32BIT_OFF_T
17c46a6a 4 select ARCH_NO_SWAP
58b04406 5 select ARCH_HAS_DMA_COHERENT_TO_PFN if MMU
957e3fac 6 select ARCH_HAS_GCOV_PROFILE_ALL
5411ad27
CH
7 select ARCH_HAS_SYNC_DMA_FOR_CPU
8 select ARCH_HAS_SYNC_DMA_FOR_DEVICE
355f65a3 9 select ARCH_MIGHT_HAVE_PC_PARPORT
07c75d7a 10 select ARCH_NO_COHERENT_DMA_MMAP if !MMU
c1d7e01d 11 select ARCH_WANT_IPC_PARSE_VERSION
25213388 12 select BUILDTIME_EXTABLE_SORT
bb0eb050 13 select TIMER_OF
25213388
MS
14 select CLONE_BACKWARDS3
15 select COMMON_CLK
16 select GENERIC_ATOMIC64
17 select GENERIC_CLOCKEVENTS
18 select GENERIC_CPU_DEVICES
19 select GENERIC_IDLE_POLL_SETUP
b6e31629 20 select GENERIC_IRQ_PROBE
9d61c18b 21 select GENERIC_IRQ_SHOW
1b34d160 22 select GENERIC_PCI_IOMAP
839396ab 23 select GENERIC_SCHED_CLOCK
7b13277b 24 select HAVE_ARCH_HASH
25213388
MS
25 select HAVE_ARCH_KGDB
26 select HAVE_DEBUG_KMEMLEAK
25213388
MS
27 select HAVE_DYNAMIC_FTRACE
28 select HAVE_FTRACE_MCOUNT_RECORD
29 select HAVE_FUNCTION_GRAPH_TRACER
25213388 30 select HAVE_FUNCTION_TRACER
25213388
MS
31 select HAVE_MEMBLOCK_NODE_MAP
32 select HAVE_OPROFILE
eb01d42a 33 select HAVE_PCI
25213388 34 select IRQ_DOMAIN
0547dc78 35 select XILINX_INTC
786d35d4 36 select MODULES_USE_ELF_RELA
25213388
MS
37 select OF
38 select OF_EARLY_FLATTREE
2eac9c2d 39 select PCI_DOMAINS_GENERIC if PCI
20f1b79d 40 select PCI_SYSCALL if PCI
25213388
MS
41 select TRACING_SUPPORT
42 select VIRT_TO_BUS
fff7fb0b 43 select CPU_NO_EFFICIENT_FFS
575ca288 44
206d3642
BM
45# Endianness selection
46choice
47 prompt "Endianness selection"
428dbf15 48 default CPU_LITTLE_ENDIAN
206d3642
BM
49 help
50 microblaze architectures can be configured for either little or
51 big endian formats. Be sure to select the appropriate mode.
52
53config CPU_BIG_ENDIAN
54 bool "Big endian"
55
56config CPU_LITTLE_ENDIAN
57 bool "Little endian"
58
59endchoice
60
575ca288
MS
61config RWSEM_GENERIC_SPINLOCK
62 def_bool y
63
4e2e4124
MS
64config ZONE_DMA
65 def_bool y
66
575ca288
MS
67config RWSEM_XCHGADD_ALGORITHM
68 bool
69
70config ARCH_HAS_ILOG2_U32
71 def_bool n
72
73config ARCH_HAS_ILOG2_U64
74 def_bool n
75
575ca288
MS
76config GENERIC_HWEIGHT
77 def_bool y
78
575ca288
MS
79config GENERIC_CALIBRATE_DELAY
80 def_bool y
81
14f87389
RLB
82config GENERIC_CSUM
83 def_bool y
84
24b45a12
MS
85config STACKTRACE_SUPPORT
86 def_bool y
87
bf2d8096
MS
88config LOCKDEP_SUPPORT
89 def_bool y
90
c24cf712 91source "arch/microblaze/Kconfig.platform"
575ca288
MS
92
93menu "Processor type and features"
94
575ca288
MS
95source "kernel/Kconfig.hz"
96
97config MMU
a116f6d5
MS
98 bool "MMU support"
99 default n
575ca288 100
575ca288
MS
101comment "Boot options"
102
103config CMDLINE_BOOL
104 bool "Default bootloader kernel arguments"
105
106config CMDLINE
107 string "Default kernel command string"
108 depends on CMDLINE_BOOL
109 default "console=ttyUL0,115200"
110 help
111 On some architectures there is currently no way for the boot loader
112 to pass arguments to the kernel. For these architectures, you should
113 supply some command-line options at build time by entering them
114 here.
115
116config CMDLINE_FORCE
117 bool "Force default kernel command string"
118 depends on CMDLINE_BOOL
119 default n
120 help
121 Set this to have arguments from the default kernel command string
122 override those passed by the boot loader.
123
68c6ac33
MS
124config SECCOMP
125 bool "Enable seccomp to safely compute untrusted bytecode"
126 depends on PROC_FS
127 default y
128 help
129 This kernel feature is useful for number crunching applications
130 that may need to compute untrusted bytecode during their
131 execution. By using pipes or other transports made available to
132 the process as file descriptors supporting the read/write
133 syscalls, it's possible to isolate those applications in
134 their own address space using seccomp. Once seccomp is
135 enabled via /proc/<pid>/seccomp, it cannot be disabled
136 and the task is only allowed to execute a few safe syscalls
137 defined by each seccomp mode.
138
139 If unsure, say Y. Only embedded should say N here.
140
575ca288
MS
141endmenu
142
b408e2c2 143menu "Kernel features"
a116f6d5 144
4cbbbb43
MS
145config NR_CPUS
146 int
147 default "1"
148
a116f6d5
MS
149config ADVANCED_OPTIONS
150 bool "Prompt for advanced kernel configuration options"
a116f6d5
MS
151 help
152 This option will enable prompting for a variety of advanced kernel
153 configuration options. These options can cause the kernel to not
154 work if they are set incorrectly, but can be used to optimize certain
155 aspects of kernel memory management.
156
157 Unless you know what you are doing, say N here.
158
159comment "Default settings for advanced configuration options are used"
160 depends on !ADVANCED_OPTIONS
161
3a0d7a4d
MS
162config XILINX_UNCACHED_SHADOW
163 bool "Are you using uncached shadow for RAM ?"
164 depends on ADVANCED_OPTIONS && !MMU
165 default n
166 help
167 This is needed to be able to allocate uncachable memory regions.
168 The feature requires the design to define the RAM memory controller
169 window to be twice as large as the actual physical memory.
170
2f2f371f
MS
171config HIGHMEM
172 bool "High memory support"
a116f6d5 173 depends on MMU
a116f6d5 174 help
2f2f371f
MS
175 The address space of Microblaze processors is only 4 Gigabytes large
176 and it has to accommodate user address space, kernel address
177 space as well as some memory mapped IO. That means that, if you
178 have a large amount of physical memory and/or IO, not all of the
179 memory can be "permanently mapped" by the kernel. The physical
180 memory that is not permanently mapped is called "high memory".
a116f6d5 181
2f2f371f 182 If unsure, say n.
a116f6d5
MS
183
184config LOWMEM_SIZE_BOOL
185 bool "Set maximum low memory"
b8a84059 186 depends on ADVANCED_OPTIONS && MMU
a116f6d5
MS
187 help
188 This option allows you to set the maximum amount of memory which
189 will be used as "low memory", that is, memory which the kernel can
190 access directly, without having to set up a kernel virtual mapping.
191 This can be useful in optimizing the layout of kernel virtual
192 memory.
193
194 Say N here unless you know what you are doing.
195
196config LOWMEM_SIZE
197 hex "Maximum low memory size (in bytes)" if LOWMEM_SIZE_BOOL
a116f6d5
MS
198 default "0x30000000"
199
0b9b0200
MS
200config MANUAL_RESET_VECTOR
201 hex "Microblaze reset vector address setup"
202 default "0x0"
203 help
204 Set this option to have the kernel override the CPU Reset vector.
205 If zero, no change will be made to the MicroBlaze reset vector at
206 address 0x0.
207 If non-zero, a jump instruction to this address, will be written
208 to the reset vector at address 0x0.
209 If you are unsure, set it to default value 0x0.
210
a116f6d5
MS
211config KERNEL_START_BOOL
212 bool "Set custom kernel base address"
213 depends on ADVANCED_OPTIONS
214 help
215 This option allows you to set the kernel virtual address at which
216 the kernel will map low memory (the kernel image will be linked at
217 this address). This can be useful in optimizing the virtual memory
218 layout of the system.
219
220 Say N here unless you know what you are doing.
221
222config KERNEL_START
223 hex "Virtual address of kernel base" if KERNEL_START_BOOL
224 default "0xc0000000" if MMU
225 default KERNEL_BASE_ADDR if !MMU
226
227config TASK_SIZE_BOOL
228 bool "Set custom user task size"
b8a84059 229 depends on ADVANCED_OPTIONS && MMU
a116f6d5
MS
230 help
231 This option allows you to set the amount of virtual address space
232 allocated to user tasks. This can be useful in optimizing the
233 virtual memory layout of the system.
234
235 Say N here unless you know what you are doing.
236
237config TASK_SIZE
238 hex "Size of user task space" if TASK_SIZE_BOOL
a116f6d5
MS
239 default "0x80000000"
240
ba9c4f88
SM
241choice
242 prompt "Page size"
243 default MICROBLAZE_4K_PAGES
244 depends on ADVANCED_OPTIONS && !MMU
245 help
246 Select the kernel logical page size. Increasing the page size
247 will reduce software overhead at each page boundary, allow
248 hardware prefetch mechanisms to be more effective, and allow
249 larger dma transfers increasing IO efficiency and reducing
250 overhead. However the utilization of memory will increase.
251 For example, each cached file will using a multiple of the
252 page size to hold its contents and the difference between the
253 end of file and the end of page is wasted.
254
255 If unsure, choose 4K_PAGES.
256
257config MICROBLAZE_4K_PAGES
258 bool "4k page size"
259
ba9c4f88
SM
260config MICROBLAZE_16K_PAGES
261 bool "16k page size"
262
6e80cff5
MS
263config MICROBLAZE_64K_PAGES
264 bool "64k page size"
ba9c4f88
SM
265
266endchoice
267
575ca288
MS
268endmenu
269
a6475c13
MS
270menu "Bus Options"
271
733cc218
MS
272config PCI_XILINX
273 bool "Xilinx PCI host bridge support"
274 depends on PCI
275
a6475c13 276endmenu