]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/powerpc/cpu/mpc86xx/speed.c
powerpc: MPC8610: Remove macro CONFIG_MPC8610
[people/ms/u-boot.git] / arch / powerpc / cpu / mpc86xx / speed.c
CommitLineData
debb7354
JL
1/*
2 * Copyright 2004 Freescale Semiconductor.
c934f655 3 * Jeff Brown
debb7354
JL
4 * Srikanth Srinivasan (srikanth.srinivasan@freescale.com)
5 *
6 * (C) Copyright 2000-2002
7 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
8 *
3765b3e7 9 * SPDX-License-Identifier: GPL-2.0+
debb7354
JL
10 */
11
12#include <common.h>
13#include <mpc86xx.h>
14#include <asm/processor.h>
ada591d2 15#include <asm/io.h>
debb7354 16
1218abf1 17DECLARE_GLOBAL_DATA_PTR;
debb7354 18
409ecdc0
WD
19/* used in some defintiions of CONFIG_SYS_CLK_FREQ */
20extern unsigned long get_board_sys_clk(unsigned long dummy);
21
997399fa 22void get_sys_info(sys_info_t *sys_info)
debb7354 23{
6d0f6bcf 24 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
debb7354
JL
25 volatile ccsr_gur_t *gur = &immap->im_gur;
26 uint plat_ratio, e600_ratio;
ada591d2 27 uint lcrr_div;
debb7354 28
c934f655 29 plat_ratio = (gur->porpllsr) & 0x0000003e;
debb7354 30 plat_ratio >>= 1;
5c9efb36 31
ffff3ae5 32 switch (plat_ratio) {
c934f655 33 case 0x0:
997399fa 34 sys_info->freq_systembus = 16 * CONFIG_SYS_CLK_FREQ;
debb7354
JL
35 break;
36 case 0x02:
37 case 0x03:
38 case 0x04:
39 case 0x05:
40 case 0x06:
41 case 0x08:
42 case 0x09:
43 case 0x0a:
44 case 0x0c:
c934f655 45 case 0x10:
997399fa 46 sys_info->freq_systembus = plat_ratio * CONFIG_SYS_CLK_FREQ;
c934f655 47 break;
debb7354 48 default:
997399fa 49 sys_info->freq_systembus = 0;
debb7354
JL
50 break;
51 }
52
debb7354
JL
53 e600_ratio = (gur->porpllsr) & 0x003f0000;
54 e600_ratio >>= 16;
5c9efb36
JL
55
56 switch (e600_ratio) {
debb7354 57 case 0x10:
997399fa 58 sys_info->freq_processor = 2 * sys_info->freq_systembus;
debb7354 59 break;
c934f655 60 case 0x19:
997399fa 61 sys_info->freq_processor = 5 * sys_info->freq_systembus / 2;
debb7354
JL
62 break;
63 case 0x20:
997399fa 64 sys_info->freq_processor = 3 * sys_info->freq_systembus;
debb7354 65 break;
c934f655 66 case 0x39:
997399fa 67 sys_info->freq_processor = 7 * sys_info->freq_systembus / 2;
debb7354
JL
68 break;
69 case 0x28:
997399fa 70 sys_info->freq_processor = 4 * sys_info->freq_systembus;
debb7354
JL
71 break;
72 case 0x1d:
997399fa 73 sys_info->freq_processor = 9 * sys_info->freq_systembus / 2;
debb7354 74 break;
c934f655 75 default:
997399fa
PK
76 sys_info->freq_processor = e600_ratio +
77 sys_info->freq_systembus;
debb7354
JL
78 break;
79 }
ada591d2
TP
80
81#if defined(CONFIG_SYS_LBC_LCRR)
82 /* We will program LCRR to this value later */
83 lcrr_div = CONFIG_SYS_LBC_LCRR & LCRR_CLKDIV;
84#else
f51cdaf1 85 lcrr_div = in_be32(&immap->im_lbc.lcrr) & LCRR_CLKDIV;
ada591d2
TP
86#endif
87 if (lcrr_div == 2 || lcrr_div == 4 || lcrr_div == 8) {
997399fa
PK
88 sys_info->freq_localbus = sys_info->freq_systembus
89 / (lcrr_div * 2);
ada591d2
TP
90 } else {
91 /* In case anyone cares what the unknown value is */
997399fa 92 sys_info->freq_localbus = lcrr_div;
ada591d2 93 }
debb7354
JL
94}
95
96
debb7354
JL
97/*
98 * Measure CPU clock speed (core clock GCLK1, GCLK2)
debb7354
JL
99 * (Approx. GCLK frequency in Hz)
100 */
101
5c9efb36 102int get_clocks(void)
debb7354 103{
debb7354
JL
104 sys_info_t sys_info;
105
5c9efb36 106 get_sys_info(&sys_info);
997399fa
PK
107 gd->cpu_clk = sys_info.freq_processor;
108 gd->bus_clk = sys_info.freq_systembus;
109 gd->arch.lbc_clk = sys_info.freq_localbus;
1b9ed257
TT
110
111 /*
112 * The base clock for I2C depends on the actual SOC. Unfortunately,
113 * there is no pattern that can be used to determine the frequency, so
114 * the only choice is to look up the actual SOC number and use the value
115 * for that SOC. This information is taken from application note
116 * AN2919.
117 */
1425a87b 118#ifdef CONFIG_ARCH_MPC8610
997399fa 119 gd->arch.i2c1_clk = sys_info.freq_systembus;
1b9ed257 120#else
997399fa 121 gd->arch.i2c1_clk = sys_info.freq_systembus / 2;
1b9ed257 122#endif
609e6ec3 123 gd->arch.i2c2_clk = gd->arch.i2c1_clk;
5c9efb36
JL
124
125 if (gd->cpu_clk != 0)
126 return 0;
127 else
128 return 1;
debb7354
JL
129}
130
5c9efb36
JL
131
132/*
debb7354 133 * get_bus_freq
5c9efb36
JL
134 * Return system bus freq in Hz
135 */
c934f655 136
5c9efb36 137ulong get_bus_freq(ulong dummy)
debb7354
JL
138{
139 ulong val;
debb7354
JL
140 sys_info_t sys_info;
141
5c9efb36 142 get_sys_info(&sys_info);
997399fa 143 val = sys_info.freq_systembus;
debb7354
JL
144
145 return val;
146}