]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/powerpc/lib/board.c
Move arch/ppc to arch/powerpc
[people/ms/u-boot.git] / arch / powerpc / lib / board.c
CommitLineData
fe8c2806 1/*
82826d54 2 * (C) Copyright 2000-2010
fe8c2806
WD
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <watchdog.h>
26#include <command.h>
27#include <malloc.h>
52cb4d4f 28#include <stdio_dev.h>
fe8c2806
WD
29#ifdef CONFIG_8xx
30#include <mpc8xx.h>
31#endif
0db5bca8
WD
32#ifdef CONFIG_5xx
33#include <mpc5xx.h>
34#endif
cbd8a35c 35#ifdef CONFIG_MPC5xxx
945af8d7
WD
36#include <mpc5xxx.h>
37#endif
7def6b34 38#if defined(CONFIG_CMD_IDE)
fe8c2806
WD
39#include <ide.h>
40#endif
7def6b34 41#if defined(CONFIG_CMD_SCSI)
fe8c2806
WD
42#include <scsi.h>
43#endif
7def6b34 44#if defined(CONFIG_CMD_KGDB)
fe8c2806
WD
45#include <kgdb.h>
46#endif
47#ifdef CONFIG_STATUS_LED
48#include <status_led.h>
49#endif
50#include <net.h>
272cc70b
AF
51#ifdef CONFIG_GENERIC_MMC
52#include <mmc.h>
53#endif
281e00a3 54#include <serial.h>
6d0f6bcf 55#ifdef CONFIG_SYS_ALLOC_DPRAM
9c4c5ae3 56#if !defined(CONFIG_CPM2)
fe8c2806
WD
57#include <commproc.h>
58#endif
7aa78614 59#endif
fe8c2806
WD
60#include <version.h>
61#if defined(CONFIG_BAB7xx)
62#include <w83c553f.h>
63#endif
64#include <dtt.h>
65#if defined(CONFIG_POST)
66#include <post.h>
67#endif
56f94be3
WD
68#if defined(CONFIG_LOGBUFFER)
69#include <logbuff.h>
70#endif
9c67352f 71#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
42d1f039
WD
72#include <asm/cache.h>
73#endif
1c43771b
WD
74#ifdef CONFIG_PS2KBD
75#include <keyboard.h>
76#endif
fe8c2806 77
ecf5b98c
KG
78#ifdef CONFIG_ADDR_MAP
79#include <asm/mmu.h>
80#endif
81
fc39c2fd
KG
82#ifdef CONFIG_MP
83#include <asm/mp.h>
84#endif
85
310cecb8
LCM
86#ifdef CONFIG_BITBANGMII
87#include <miiphy.h>
88#endif
89
6d0f6bcf 90#ifdef CONFIG_SYS_UPDATE_FLASH_SIZE
fa230445
HS
91extern int update_flash_size (int flash_size);
92#endif
93
9045f33c 94#if defined(CONFIG_SC3)
ca43ba18
HS
95extern void sc3_read_eeprom(void);
96#endif
97
7def6b34 98#if defined(CONFIG_CMD_DOC)
fe8c2806
WD
99void doc_init (void);
100#endif
101#if defined(CONFIG_HARD_I2C) || \
102 defined(CONFIG_SOFT_I2C)
103#include <i2c.h>
104#endif
04a9e118 105#include <spi.h>
d6ac2ed8 106#include <nand.h>
fe8c2806
WD
107
108static char *failed = "*** failed ***\n";
109
17d704eb 110#if defined(CONFIG_OXC) || defined(CONFIG_PCU_E) || defined(CONFIG_RMU)
fe8c2806 111extern flash_info_t flash_info[];
17d704eb 112#endif
fe8c2806 113
ca43ba18
HS
114#if defined(CONFIG_START_IDE)
115extern int board_start_ide(void);
116#endif
fe8c2806 117#include <environment.h>
d87080b7 118
bce84c4d 119DECLARE_GLOBAL_DATA_PTR;
fe8c2806 120
0e8d1586 121#if defined(CONFIG_ENV_IS_EMBEDDED)
6d0f6bcf
JCPV
122#define TOTAL_MALLOC_LEN CONFIG_SYS_MALLOC_LEN
123#elif ( ((CONFIG_ENV_ADDR+CONFIG_ENV_SIZE) < CONFIG_SYS_MONITOR_BASE) || \
124 (CONFIG_ENV_ADDR >= (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)) ) || \
9314cee6 125 defined(CONFIG_ENV_IS_IN_NVRAM)
6d0f6bcf 126#define TOTAL_MALLOC_LEN (CONFIG_SYS_MALLOC_LEN + CONFIG_ENV_SIZE)
fe8c2806 127#else
6d0f6bcf 128#define TOTAL_MALLOC_LEN CONFIG_SYS_MALLOC_LEN
fe8c2806
WD
129#endif
130
6d0f6bcf
JCPV
131#if !defined(CONFIG_SYS_MEM_TOP_HIDE)
132#define CONFIG_SYS_MEM_TOP_HIDE 0
6fb4b640
SR
133#endif
134
3b57fe0a
WD
135extern ulong __init_end;
136extern ulong _end;
3b57fe0a
WD
137ulong monitor_flash_len;
138
7def6b34 139#if defined(CONFIG_CMD_BEDBUG)
8bde7f77
WD
140#include <bedbug/type.h>
141#endif
142
fe8c2806
WD
143/************************************************************************
144 * Utilities *
145 ************************************************************************
146 */
147
fe8c2806
WD
148/*
149 * All attempts to come up with a "common" initialization sequence
150 * that works for all boards and architectures failed: some of the
151 * requirements are just _too_ different. To get rid of the resulting
152 * mess of board dependend #ifdef'ed code we now make the whole
153 * initialization sequence configurable to the user.
154 *
155 * The requirements for any new initalization function is simple: it
156 * receives a pointer to the "global data" structure as it's only
157 * argument, and returns an integer return code, where 0 means
158 * "continue" and != 0 means "fatal error, hang the system".
159 */
160typedef int (init_fnc_t) (void);
161
162/************************************************************************
163 * Init Utilities *
164 ************************************************************************
165 * Some of this code should be moved into the core functions,
166 * but let's get it working (again) first...
167 */
168
169static int init_baudrate (void)
170{
77ddac94 171 char tmp[64]; /* long enough for environment variables */
fe8c2806
WD
172 int i = getenv_r ("baudrate", tmp, sizeof (tmp));
173
174 gd->baudrate = (i > 0)
175 ? (int) simple_strtoul (tmp, NULL, 10)
176 : CONFIG_BAUDRATE;
fe8c2806
WD
177 return (0);
178}
179
180/***********************************************************************/
181
79f240f7
KP
182void __board_add_ram_info(int use_default)
183{
184 /* please define platform specific board_add_ram_info() */
185}
186void board_add_ram_info(int) __attribute__((weak, alias("__board_add_ram_info")));
187
d96f41e0 188
fe8c2806
WD
189static int init_func_ram (void)
190{
fe8c2806
WD
191#ifdef CONFIG_BOARD_TYPES
192 int board_type = gd->board_type;
193#else
194 int board_type = 0; /* use dummy arg */
195#endif
196 puts ("DRAM: ");
197
198 if ((gd->ram_size = initdram (board_type)) > 0) {
d96f41e0 199 print_size (gd->ram_size, "");
d96f41e0 200 board_add_ram_info(0);
d96f41e0 201 putc('\n');
fe8c2806
WD
202 return (0);
203 }
204 puts (failed);
205 return (1);
206}
207
208/***********************************************************************/
209
210#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
211static int init_func_i2c (void)
212{
213 puts ("I2C: ");
6d0f6bcf 214 i2c_init (CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
fe8c2806
WD
215 puts ("ready\n");
216 return (0);
217}
218#endif
219
04a9e118
BW
220#if defined(CONFIG_HARD_SPI)
221static int init_func_spi (void)
222{
223 puts ("SPI: ");
224 spi_init ();
225 puts ("ready\n");
226 return (0);
227}
228#endif
229
fe8c2806
WD
230/***********************************************************************/
231
232#if defined(CONFIG_WATCHDOG)
233static int init_func_watchdog_init (void)
234{
235 puts (" Watchdog enabled\n");
236 WATCHDOG_RESET ();
237 return (0);
238}
239# define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
240
241static int init_func_watchdog_reset (void)
242{
243 WATCHDOG_RESET ();
244 return (0);
245}
246# define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
247#else
248# define INIT_FUNC_WATCHDOG_INIT /* undef */
249# define INIT_FUNC_WATCHDOG_RESET /* undef */
250#endif /* CONFIG_WATCHDOG */
251
252/************************************************************************
253 * Initialization sequence *
254 ************************************************************************
255 */
256
257init_fnc_t *init_sequence[] = {
0e870980
PA
258#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
259 probecpu,
260#endif
91525c67
AV
261#if defined(CONFIG_BOARD_EARLY_INIT_F)
262 board_early_init_f,
263#endif
66ca92a5 264#if !defined(CONFIG_8xx_CPUCLK_DEFAULT)
fe8c2806 265 get_clocks, /* get CPU and bus clocks (etc.) */
090eb735
MK
266#if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M) \
267 && !defined(CONFIG_TQM885D)
e9132ea9
WD
268 adjust_sdram_tbs_8xx,
269#endif
fe8c2806 270 init_timebase,
c178d3da 271#endif
6d0f6bcf 272#ifdef CONFIG_SYS_ALLOC_DPRAM
9c4c5ae3 273#if !defined(CONFIG_CPM2)
fe8c2806
WD
274 dpram_init,
275#endif
7aa78614 276#endif
fe8c2806
WD
277#if defined(CONFIG_BOARD_POSTCLK_INIT)
278 board_postclk_init,
279#endif
280 env_init,
66ca92a5 281#if defined(CONFIG_8xx_CPUCLK_DEFAULT)
c178d3da
WD
282 get_clocks_866, /* get CPU and bus clocks according to the environment variable */
283 sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */
284 init_timebase,
285#endif
fe8c2806
WD
286 init_baudrate,
287 serial_init,
288 console_init_f,
289 display_options,
290#if defined(CONFIG_8260)
291 prt_8260_rsr,
292 prt_8260_clks,
293#endif /* CONFIG_8260 */
0f898604 294#if defined(CONFIG_MPC83xx)
9be39a67
DL
295 prt_83xx_rsr,
296#endif
fe8c2806 297 checkcpu,
cbd8a35c 298#if defined(CONFIG_MPC5xxx)
945af8d7 299 prt_mpc5xxx_clks,
cbd8a35c 300#endif /* CONFIG_MPC5xxx */
983fda83
WD
301#if defined(CONFIG_MPC8220)
302 prt_mpc8220_clks,
303#endif
fe8c2806
WD
304 checkboard,
305 INIT_FUNC_WATCHDOG_INIT
c837dcb1 306#if defined(CONFIG_MISC_INIT_F)
fe8c2806
WD
307 misc_init_f,
308#endif
309 INIT_FUNC_WATCHDOG_RESET
310#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
311 init_func_i2c,
312#endif
04a9e118
BW
313#if defined(CONFIG_HARD_SPI)
314 init_func_spi,
315#endif
4532cb69
WD
316#ifdef CONFIG_POST
317 post_init_f,
fe8c2806
WD
318#endif
319 INIT_FUNC_WATCHDOG_RESET
320 init_func_ram,
6d0f6bcf 321#if defined(CONFIG_SYS_DRAM_TEST)
fe8c2806 322 testdram,
6d0f6bcf 323#endif /* CONFIG_SYS_DRAM_TEST */
fe8c2806
WD
324 INIT_FUNC_WATCHDOG_RESET
325
326 NULL, /* Terminate this list */
327};
328
81d93e5c
KG
329ulong get_effective_memsize(void)
330{
331#ifndef CONFIG_VERY_BIG_RAM
332 return gd->ram_size;
333#else
334 /* limit stack to what we can reasonable map */
335 return ((gd->ram_size > CONFIG_MAX_MEM_MAPPED) ?
336 CONFIG_MAX_MEM_MAPPED : gd->ram_size);
337#endif
338}
339
fe8c2806
WD
340/************************************************************************
341 *
342 * This is the first part of the initialization sequence that is
343 * implemented in C, but still running from ROM.
344 *
345 * The main purpose is to provide a (serial) console interface as
346 * soon as possible (so we can see any error messages), and to
347 * initialize the RAM so that we can relocate the monitor code to
348 * RAM.
349 *
350 * Be aware of the restrictions: global data is read-only, BSS is not
351 * initialized, and stack space is limited to a few kB.
352 *
353 ************************************************************************
354 */
355
95d449ad
MB
356#ifdef CONFIG_LOGBUFFER
357unsigned long logbuffer_base(void)
358{
6d0f6bcf 359 return CONFIG_SYS_SDRAM_BASE + get_effective_memsize() - LOGBUFF_LEN;
95d449ad
MB
360}
361#endif
362
fe8c2806
WD
363void board_init_f (ulong bootflag)
364{
fe8c2806
WD
365 bd_t *bd;
366 ulong len, addr, addr_sp;
7bc5ee07 367 ulong *s;
fe8c2806
WD
368 gd_t *id;
369 init_fnc_t **init_fnc_ptr;
370#ifdef CONFIG_PRAM
371 int i;
372 ulong reg;
373 uchar tmp[64]; /* long enough for environment variables */
374#endif
375
376 /* Pointer is writable since we allocated a register for it */
6d0f6bcf 377 gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
93f6a677
WD
378 /* compiler optimization barrier needed for GCC >= 3.4 */
379 __asm__ __volatile__("": : :"memory");
fe8c2806 380
82826d54
DZ
381#if !defined(CONFIG_CPM2) && !defined(CONFIG_MPC512X) && \
382 !defined(CONFIG_MPC83xx) && !defined(CONFIG_MPC85xx) && \
383 !defined(CONFIG_MPC86xx)
fe8c2806
WD
384 /* Clear initial global data */
385 memset ((void *) gd, 0, sizeof (gd_t));
386#endif
387
388 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
389 if ((*init_fnc_ptr) () != 0) {
390 hang ();
391 }
392 }
393
394 /*
395 * Now that we have DRAM mapped and working, we can
396 * relocate the code and continue running from DRAM.
397 *
398 * Reserve memory at end of RAM for (top down in that order):
14f73ca6 399 * - area that won't get touched by U-Boot and Linux (optional)
8bde7f77 400 * - kernel log buffer
fe8c2806
WD
401 * - protected RAM
402 * - LCD framebuffer
403 * - monitor code
404 * - board info struct
405 */
6d0f6bcf 406 len = (ulong)&_end - CONFIG_SYS_MONITOR_BASE;
fe8c2806 407
14f73ca6
SR
408 /*
409 * Subtract specified amount of memory to hide so that it won't
410 * get "touched" at all by U-Boot. By fixing up gd->ram_size
411 * the Linux kernel should now get passed the now "corrected"
412 * memory size and won't touch it either. This should work
413 * for arch/ppc and arch/powerpc. Only Linux board ports in
414 * arch/powerpc with bootwrapper support, that recalculate the
415 * memory size from the SDRAM controller setup will have to
416 * get fixed.
417 */
6d0f6bcf 418 gd->ram_size -= CONFIG_SYS_MEM_TOP_HIDE;
14f73ca6 419
6d0f6bcf 420 addr = CONFIG_SYS_SDRAM_BASE + get_effective_memsize();
fe8c2806 421
fc39c2fd
KG
422#if defined(CONFIG_MP) && (defined(CONFIG_MPC86xx) || defined(CONFIG_E500))
423 /*
424 * We need to make sure the location we intend to put secondary core
425 * boot code is reserved and not used by any part of u-boot
c0a14aed 426 */
fc39c2fd
KG
427 if (addr > determine_mp_bootpg()) {
428 addr = determine_mp_bootpg();
429 debug ("Reserving MP boot page to %08lx\n", addr);
430 }
431#endif
432
228f29ac 433#ifdef CONFIG_LOGBUFFER
3d610186 434#ifndef CONFIG_ALT_LB_ADDR
228f29ac
WD
435 /* reserve kernel log buffer */
436 addr -= (LOGBUFF_RESERVE);
9d2b18a0 437 debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr);
228f29ac 438#endif
3d610186 439#endif
228f29ac 440
fe8c2806
WD
441#ifdef CONFIG_PRAM
442 /*
443 * reserve protected RAM
444 */
77ddac94
WD
445 i = getenv_r ("pram", (char *)tmp, sizeof (tmp));
446 reg = (i > 0) ? simple_strtoul ((const char *)tmp, NULL, 10) : CONFIG_PRAM;
fe8c2806 447 addr -= (reg << 10); /* size is in kB */
9d2b18a0 448 debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
fe8c2806
WD
449#endif /* CONFIG_PRAM */
450
451 /* round down to next 4 kB limit */
452 addr &= ~(4096 - 1);
9d2b18a0 453 debug ("Top of RAM usable for U-Boot at: %08lx\n", addr);
fe8c2806
WD
454
455#ifdef CONFIG_LCD
456 /* reserve memory for LCD display (always full pages) */
457 addr = lcd_setmem (addr);
458 gd->fb_base = addr;
459#endif /* CONFIG_LCD */
460
461#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
462 /* reserve memory for video display (always full pages) */
463 addr = video_setmem (addr);
464 gd->fb_base = addr;
465#endif /* CONFIG_VIDEO */
466
467 /*
468 * reserve memory for U-Boot code, data & bss
682011ff 469 * round down to next 4 kB limit
fe8c2806
WD
470 */
471 addr -= len;
682011ff 472 addr &= ~(4096 - 1);
7d314992
WD
473#ifdef CONFIG_E500
474 /* round down to next 64 kB limit so that IVPR stays aligned */
475 addr &= ~(65536 - 1);
476#endif
fe8c2806 477
9d2b18a0 478 debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
fe8c2806
WD
479
480 /*
481 * reserve memory for malloc() arena
482 */
483 addr_sp = addr - TOTAL_MALLOC_LEN;
9d2b18a0 484 debug ("Reserving %dk for malloc() at: %08lx\n",
fe8c2806 485 TOTAL_MALLOC_LEN >> 10, addr_sp);
fe8c2806
WD
486
487 /*
488 * (permanently) allocate a Board Info struct
489 * and a permanent copy of the "global" data
490 */
491 addr_sp -= sizeof (bd_t);
492 bd = (bd_t *) addr_sp;
493 gd->bd = bd;
b64f190b 494 debug ("Reserving %zu Bytes for Board Info at: %08lx\n",
fe8c2806 495 sizeof (bd_t), addr_sp);
fe8c2806
WD
496 addr_sp -= sizeof (gd_t);
497 id = (gd_t *) addr_sp;
b64f190b 498 debug ("Reserving %zu Bytes for Global Data at: %08lx\n",
fe8c2806 499 sizeof (gd_t), addr_sp);
fe8c2806
WD
500
501 /*
502 * Finally, we set up a new (bigger) stack.
503 *
504 * Leave some safety gap for SP, force alignment on 16 byte boundary
505 * Clear initial stack frame
506 */
507 addr_sp -= 16;
508 addr_sp &= ~0xF;
7bc5ee07
WD
509 s = (ulong *)addr_sp;
510 *s-- = 0;
511 *s-- = 0;
512 addr_sp = (ulong)s;
9d2b18a0 513 debug ("Stack Pointer at: %08lx\n", addr_sp);
fe8c2806
WD
514
515 /*
516 * Save local variables to board info struct
517 */
518
6d0f6bcf 519 bd->bi_memstart = CONFIG_SYS_SDRAM_BASE; /* start of DRAM memory */
fe8c2806
WD
520 bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */
521
522#ifdef CONFIG_IP860
c837dcb1
WD
523 bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */
524 bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */
983fda83 525#elif defined CONFIG_MPC8220
6d0f6bcf
JCPV
526 bd->bi_sramstart = CONFIG_SYS_SRAM_BASE; /* start of SRAM memory */
527 bd->bi_sramsize = CONFIG_SYS_SRAM_SIZE; /* size of SRAM memory */
fe8c2806 528#else
c837dcb1
WD
529 bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */
530 bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */
fe8c2806
WD
531#endif
532
42d1f039 533#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
debb7354 534 defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
6d0f6bcf 535 bd->bi_immr_base = CONFIG_SYS_IMMR; /* base of IMMR register */
fe8c2806 536#endif
cbd8a35c 537#if defined(CONFIG_MPC5xxx)
6d0f6bcf 538 bd->bi_mbar_base = CONFIG_SYS_MBAR; /* base of internal registers */
945af8d7 539#endif
0f898604 540#if defined(CONFIG_MPC83xx)
6d0f6bcf 541 bd->bi_immrbar = CONFIG_SYS_IMMR;
f046ccd1 542#endif
983fda83 543#if defined(CONFIG_MPC8220)
6d0f6bcf 544 bd->bi_mbar_base = CONFIG_SYS_MBAR; /* base of internal registers */
983fda83
WD
545 bd->bi_inpfreq = gd->inp_clk;
546 bd->bi_pcifreq = gd->pci_clk;
547 bd->bi_vcofreq = gd->vco_clk;
548 bd->bi_pevfreq = gd->pev_clk;
549 bd->bi_flbfreq = gd->flb_clk;
550
dd520bf3
WD
551 /* store bootparam to sram (backward compatible), here? */
552 {
6d0f6bcf 553 u32 *sram = (u32 *)CONFIG_SYS_SRAM_BASE;
dd520bf3
WD
554 *sram++ = gd->ram_size;
555 *sram++ = gd->bus_clk;
556 *sram++ = gd->inp_clk;
557 *sram++ = gd->cpu_clk;
558 *sram++ = gd->vco_clk;
559 *sram++ = gd->flb_clk;
560 *sram++ = 0xb8c3ba11; /* boot signature */
561 }
983fda83 562#endif
fe8c2806
WD
563
564 bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */
565
566 WATCHDOG_RESET ();
567 bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
568 bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
9c4c5ae3 569#if defined(CONFIG_CPM2)
fe8c2806
WD
570 bd->bi_cpmfreq = gd->cpm_clk;
571 bd->bi_brgfreq = gd->brg_clk;
572 bd->bi_sccfreq = gd->scc_clk;
573 bd->bi_vco = gd->vco_out;
9c4c5ae3 574#endif /* CONFIG_CPM2 */
281ff9a4 575#if defined(CONFIG_MPC512X)
5d49e0e1 576 bd->bi_ipsfreq = gd->ips_clk;
281ff9a4 577#endif /* CONFIG_MPC512X */
cbd8a35c 578#if defined(CONFIG_MPC5xxx)
945af8d7
WD
579 bd->bi_ipbfreq = gd->ipb_clk;
580 bd->bi_pcifreq = gd->pci_clk;
cbd8a35c 581#endif /* CONFIG_MPC5xxx */
fe8c2806
WD
582 bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
583
6d0f6bcf 584#ifdef CONFIG_SYS_EXTBDINFO
77ddac94
WD
585 strncpy ((char *)bd->bi_s_version, "1.2", sizeof (bd->bi_s_version));
586 strncpy ((char *)bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version));
fe8c2806
WD
587
588 bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
589 bd->bi_plb_busfreq = gd->bus_clk;
343c48bd
SR
590#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || \
591 defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
592 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
fe8c2806 593 bd->bi_pci_busfreq = get_PCI_freq ();
109c0e3a 594 bd->bi_opbfreq = get_OPB_freq ();
9fea65a6 595#elif defined(CONFIG_XILINX_405)
028ab6b5 596 bd->bi_pci_busfreq = get_PCI_freq ();
fe8c2806
WD
597#endif
598#endif
599
9d2b18a0 600 debug ("New Stack Pointer is: %08lx\n", addr_sp);
fe8c2806
WD
601
602 WATCHDOG_RESET ();
603
604#ifdef CONFIG_POST
605 post_bootmode_init();
6dff5529 606 post_run (NULL, POST_ROM | post_bootmode_get(0));
fe8c2806
WD
607#endif
608
609 WATCHDOG_RESET();
610
4b99327a
RR
611 gd->relocaddr = addr; /* Record relocation address, useful for debug */
612
27b207fd 613 memcpy (id, (void *)gd, sizeof (gd_t));
fe8c2806
WD
614
615 relocate_code (addr_sp, id, addr);
616
617 /* NOTREACHED - relocate_code() does not return */
618}
619
fe8c2806
WD
620/************************************************************************
621 *
622 * This is the next part if the initialization sequence: we are now
623 * running from RAM and have a "normal" C environment, i. e. global
624 * data can be written, BSS has been cleared, the stack size in not
625 * that critical any more, etc.
626 *
627 ************************************************************************
628 */
fe8c2806
WD
629void board_init_r (gd_t *id, ulong dest_addr)
630{
ff7dc067 631 char *s;
fe8c2806 632 bd_t *bd;
a483a167 633 ulong malloc_start;
fe8c2806 634
6d0f6bcf 635#ifndef CONFIG_SYS_NO_FLASH
fe8c2806
WD
636 ulong flash_size;
637#endif
638
639 gd = id; /* initialize RAM version of global data */
640 bd = gd->bd;
641
642 gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
f82b3b63 643
d4e8ada0 644 /* The Malloc area is immediately below the monitor copy in DRAM */
a483a167 645 malloc_start = dest_addr - TOTAL_MALLOC_LEN;
13d46ab2 646
f9476902
PT
647#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
648 /*
649 * The gd->cpu pointer is set to an address in flash before relocation.
650 * We need to update it to point to the same CPU entry in RAM.
651 */
652 gd->cpu += dest_addr - CONFIG_SYS_MONITOR_BASE;
653#endif
654
bb105f24
MB
655#ifdef CONFIG_SERIAL_MULTI
656 serial_initialize();
657#endif
fe8c2806 658
9d2b18a0 659 debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
fe8c2806
WD
660
661 WATCHDOG_RESET ();
662
d025aa4b
BB
663 /*
664 * Setup trap handlers
665 */
666 trap_init (dest_addr);
667
c9315e6b 668#ifdef CONFIG_ADDR_MAP
ecf5b98c
KG
669 init_addr_map();
670#endif
671
c837dcb1
WD
672#if defined(CONFIG_BOARD_EARLY_INIT_R)
673 board_early_init_r ();
674#endif
675
3b57fe0a 676 monitor_flash_len = (ulong)&__init_end - dest_addr;
fe8c2806 677
fe8c2806
WD
678 WATCHDOG_RESET ();
679
56f94be3 680#ifdef CONFIG_LOGBUFFER
228f29ac 681 logbuff_init_ptrs ();
56f94be3 682#endif
fe8c2806 683#ifdef CONFIG_POST
228f29ac 684 post_output_backlog ();
fe8c2806
WD
685#endif
686
687 WATCHDOG_RESET();
688
0f898604 689#if defined(CONFIG_SYS_DELAYED_ICACHE) || defined(CONFIG_MPC83xx)
fe8c2806
WD
690 icache_enable (); /* it's time to enable the instruction cache */
691#endif
692
9c67352f
WD
693#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
694 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
42d1f039
WD
695#endif
696
3bac3513 697#if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45)
fe8c2806 698 /*
3bac3513
WD
699 * Do PCI configuration on BAB7xx and CPC45 _before_ the flash
700 * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus
701 * bridge there.
fe8c2806
WD
702 */
703 pci_init ();
3bac3513
WD
704#endif
705#if defined(CONFIG_BAB7xx)
fe8c2806
WD
706 /*
707 * Initialise the ISA bridge
708 */
709 initialise_w83c553f ();
710#endif
711
712 asm ("sync ; isync");
713
a483a167 714 mem_malloc_init (malloc_start, TOTAL_MALLOC_LEN);
c790b04d 715
6d0f6bcf 716#if !defined(CONFIG_SYS_NO_FLASH)
fe8c2806
WD
717 puts ("FLASH: ");
718
719 if ((flash_size = flash_init ()) > 0) {
6d0f6bcf 720# ifdef CONFIG_SYS_FLASH_CHECKSUM
fe8c2806
WD
721 print_size (flash_size, "");
722 /*
723 * Compute and print flash CRC if flashchecksum is set to 'y'
724 *
725 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
726 */
727 s = getenv ("flashchecksum");
728 if (s && (*s == 'y')) {
06c53bea 729 printf (" CRC: %08X",
6d0f6bcf 730 crc32 (0, (const unsigned char *) CONFIG_SYS_FLASH_BASE, flash_size)
7e780369 731 );
fe8c2806
WD
732 }
733 putc ('\n');
6d0f6bcf 734# else /* !CONFIG_SYS_FLASH_CHECKSUM */
fe8c2806 735 print_size (flash_size, "\n");
6d0f6bcf 736# endif /* CONFIG_SYS_FLASH_CHECKSUM */
fe8c2806
WD
737 } else {
738 puts (failed);
739 hang ();
740 }
741
6d0f6bcf 742 bd->bi_flashstart = CONFIG_SYS_FLASH_BASE; /* update start of FLASH memory */
fe8c2806 743 bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */
fa230445 744
6d0f6bcf 745#if defined(CONFIG_SYS_UPDATE_FLASH_SIZE)
fa230445
HS
746 /* Make a update of the Memctrl. */
747 update_flash_size (flash_size);
748#endif
749
750
7e780369
WD
751# if defined(CONFIG_PCU_E) || defined(CONFIG_OXC) || defined(CONFIG_RMU)
752 /* flash mapped at end of memory map */
753 bd->bi_flashoffset = TEXT_BASE + flash_size;
6d0f6bcf 754# elif CONFIG_SYS_MONITOR_BASE == CONFIG_SYS_FLASH_BASE
3b57fe0a 755 bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */
0cb61d7d 756# else
fe8c2806 757 bd->bi_flashoffset = 0;
0cb61d7d 758# endif
6d0f6bcf 759#else /* CONFIG_SYS_NO_FLASH */
fe8c2806
WD
760
761 bd->bi_flashsize = 0;
762 bd->bi_flashstart = 0;
763 bd->bi_flashoffset = 0;
6d0f6bcf 764#endif /* !CONFIG_SYS_NO_FLASH */
fe8c2806
WD
765
766 WATCHDOG_RESET ();
767
768 /* initialize higher level parts of CPU like time base and timers */
769 cpu_init_r ();
770
771 WATCHDOG_RESET ();
772
fe8c2806 773#ifdef CONFIG_SPI
bb1f8b4f 774# if !defined(CONFIG_ENV_IS_IN_EEPROM)
fe8c2806
WD
775 spi_init_f ();
776# endif
777 spi_init_r ();
778#endif
779
7def6b34 780#if defined(CONFIG_CMD_NAND)
887e2ec9
SR
781 WATCHDOG_RESET ();
782 puts ("NAND: ");
783 nand_init(); /* go init the NAND */
784#endif
785
fe8c2806
WD
786 /* relocate environment function pointers etc. */
787 env_relocate ();
788
789 /*
790 * Fill in missing fields of bd_info.
8bde7f77
WD
791 * We do this here, where we have "normal" access to the
792 * environment; we used to do this still running from ROM,
793 * where had to use getenv_r(), which can be pretty slow when
794 * the environment is in EEPROM.
fe8c2806 795 */
7abf0c58 796
6d0f6bcf 797#if defined(CONFIG_SYS_EXTBDINFO)
7abf0c58
WD
798#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
799#if defined(CONFIG_I2CFAST)
800 /*
801 * set bi_iic_fast for linux taking environment variable
802 * "i2cfast" into account
803 */
804 {
805 char *s = getenv ("i2cfast");
806 if (s && ((*s == 'y') || (*s == 'Y'))) {
807 bd->bi_iic_fast[0] = 1;
808 bd->bi_iic_fast[1] = 1;
809 } else {
810 bd->bi_iic_fast[0] = 0;
811 bd->bi_iic_fast[1] = 0;
812 }
813 }
814#else
815 bd->bi_iic_fast[0] = 0;
816 bd->bi_iic_fast[1] = 0;
817#endif /* CONFIG_I2CFAST */
818#endif /* CONFIG_405GP, CONFIG_405EP */
6d0f6bcf 819#endif /* CONFIG_SYS_EXTBDINFO */
7abf0c58 820
9045f33c 821#if defined(CONFIG_SC3)
ca43ba18
HS
822 sc3_read_eeprom();
823#endif
d59feffb 824
6d0f6bcf 825#if defined (CONFIG_ID_EEPROM) || defined (CONFIG_SYS_I2C_MAC_OFFSET)
d59feffb
HW
826 mac_read_from_eeprom();
827#endif
828
fe8c2806
WD
829#ifdef CONFIG_HERMES
830 if ((gd->board_type >> 16) == 2)
831 bd->bi_ethspeed = gd->board_type & 0xFFFF;
832 else
833 bd->bi_ethspeed = 0xFFFF;
834#endif
835
02a301cd 836#ifdef CONFIG_CMD_NET
eb85aa59
MF
837 /* kept around for legacy kernels only ... ignore the next section */
838 eth_getenv_enetaddr("ethaddr", bd->bi_enetaddr);
e2ffd59b 839#ifdef CONFIG_HAS_ETH1
eb85aa59 840 eth_getenv_enetaddr("eth1addr", bd->bi_enet1addr);
fe8c2806 841#endif
e2ffd59b 842#ifdef CONFIG_HAS_ETH2
eb85aa59 843 eth_getenv_enetaddr("eth2addr", bd->bi_enet2addr);
fe8c2806 844#endif
e2ffd59b 845#ifdef CONFIG_HAS_ETH3
eb85aa59 846 eth_getenv_enetaddr("eth3addr", bd->bi_enet3addr);
ba56f625 847#endif
c68a05fe 848#ifdef CONFIG_HAS_ETH4
eb85aa59 849 eth_getenv_enetaddr("eth4addr", bd->bi_enet4addr);
c68a05fe 850#endif
c68a05fe 851#ifdef CONFIG_HAS_ETH5
eb85aa59 852 eth_getenv_enetaddr("eth5addr", bd->bi_enet5addr);
c68a05fe 853#endif
02a301cd 854#endif /* CONFIG_CMD_NET */
c68a05fe 855
fe8c2806
WD
856 /* IP Address */
857 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
858
859 WATCHDOG_RESET ();
860
979bdbc7 861#if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx) && !defined(CONFIG_CPC45)
fe8c2806
WD
862 /*
863 * Do pci configuration
864 */
865 pci_init ();
866#endif
867
868/** leave this here (after malloc(), environment and PCI are working) **/
52cb4d4f
JCPV
869 /* Initialize stdio devices */
870 stdio_init ();
fe8c2806 871
27b207fd
WD
872 /* Initialize the jump table for applications */
873 jumptable_init ();
fe8c2806 874
500856eb
RJ
875#if defined(CONFIG_API)
876 /* Initialize API */
877 api_init ();
878#endif
879
fe8c2806
WD
880 /* Initialize the console (after the relocation and devices init) */
881 console_init_r ();
fe8c2806 882
3a8f28d0 883#if defined(CONFIG_MISC_INIT_R)
fe8c2806
WD
884 /* miscellaneous platform dependent initialisations */
885 misc_init_r ();
886#endif
887
888#ifdef CONFIG_HERMES
889 if (bd->bi_ethspeed != 0xFFFF)
890 hermes_start_lxt980 ((int) bd->bi_ethspeed);
891#endif
892
7def6b34 893#if defined(CONFIG_CMD_KGDB)
fe8c2806
WD
894 WATCHDOG_RESET ();
895 puts ("KGDB: ");
896 kgdb_init ();
897#endif
898
9d2b18a0 899 debug ("U-Boot relocated to %08lx\n", dest_addr);
fe8c2806
WD
900
901 /*
902 * Enable Interrupts
903 */
904 interrupt_init ();
905
906 /* Must happen after interrupts are initialized since
907 * an irq handler gets installed
908 */
42dfe7a1 909#ifdef CONFIG_SERIAL_SOFTWARE_FIFO
fe8c2806
WD
910 serial_buffered_init();
911#endif
912
566a494f 913#if defined(CONFIG_STATUS_LED) && defined(STATUS_LED_BOOT)
fe8c2806
WD
914 status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING);
915#endif
916
917 udelay (20);
918
919 set_timer (0);
920
fe8c2806
WD
921 /* Initialize from environment */
922 if ((s = getenv ("loadaddr")) != NULL) {
923 load_addr = simple_strtoul (s, NULL, 16);
924 }
7def6b34 925#if defined(CONFIG_CMD_NET)
fe8c2806
WD
926 if ((s = getenv ("bootfile")) != NULL) {
927 copy_filename (BootFile, s, sizeof (BootFile));
928 }
b3aff0cb 929#endif
fe8c2806
WD
930
931 WATCHDOG_RESET ();
932
9c2d63ec
HS
933#if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */
934 dtt_init ();
935#endif
7def6b34 936#if defined(CONFIG_CMD_SCSI)
fe8c2806
WD
937 WATCHDOG_RESET ();
938 puts ("SCSI: ");
939 scsi_init ();
940#endif
941
272cc70b
AF
942#ifdef CONFIG_GENERIC_MMC
943 WATCHDOG_RESET ();
944 puts ("MMC: ");
945 mmc_initialize (bd);
946#endif
947
7def6b34 948#if defined(CONFIG_CMD_DOC)
fe8c2806
WD
949 WATCHDOG_RESET ();
950 puts ("DOC: ");
951 doc_init ();
952#endif
953
310cecb8
LCM
954#ifdef CONFIG_BITBANGMII
955 bb_miiphy_init();
956#endif
7def6b34 957#if defined(CONFIG_CMD_NET)
63ff004c 958#if defined(CONFIG_NET_MULTI)
fe8c2806
WD
959 WATCHDOG_RESET ();
960 puts ("Net: ");
63ff004c 961#endif
fe8c2806
WD
962 eth_initialize (bd);
963#endif
964
004eca0c 965#if defined(CONFIG_CMD_NET) && defined(CONFIG_RESET_PHY_R)
63ff004c
MB
966 WATCHDOG_RESET ();
967 debug ("Reset Ethernet PHY\n");
968 reset_phy ();
969#endif
970
fe8c2806 971#ifdef CONFIG_POST
6dff5529 972 post_run (NULL, POST_RAM | post_bootmode_get(0));
fe8c2806
WD
973#endif
974
7def6b34
JL
975#if defined(CONFIG_CMD_PCMCIA) \
976 && !defined(CONFIG_CMD_IDE)
fe8c2806
WD
977 WATCHDOG_RESET ();
978 puts ("PCMCIA:");
979 pcmcia_init ();
980#endif
981
7def6b34 982#if defined(CONFIG_CMD_IDE)
fe8c2806
WD
983 WATCHDOG_RESET ();
984# ifdef CONFIG_IDE_8xx_PCCARD
985 puts ("PCMCIA:");
986# else
987 puts ("IDE: ");
988#endif
ca43ba18
HS
989#if defined(CONFIG_START_IDE)
990 if (board_start_ide())
991 ide_init ();
992#else
fe8c2806 993 ide_init ();
ca43ba18 994#endif
b3aff0cb 995#endif
fe8c2806
WD
996
997#ifdef CONFIG_LAST_STAGE_INIT
998 WATCHDOG_RESET ();
999 /*
1000 * Some parts can be only initialized if all others (like
1001 * Interrupts) are up and running (i.e. the PC-style ISA
1002 * keyboard).
1003 */
1004 last_stage_init ();
1005#endif
1006
7def6b34 1007#if defined(CONFIG_CMD_BEDBUG)
fe8c2806
WD
1008 WATCHDOG_RESET ();
1009 bedbug_init ();
1010#endif
1011
228f29ac 1012#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
fe8c2806
WD
1013 /*
1014 * Export available size of memory for Linux,
1015 * taking into account the protected RAM at top of memory
1016 */
1017 {
1018 ulong pram;
fe8c2806 1019 uchar memsz[32];
228f29ac
WD
1020#ifdef CONFIG_PRAM
1021 char *s;
fe8c2806
WD
1022
1023 if ((s = getenv ("pram")) != NULL) {
1024 pram = simple_strtoul (s, NULL, 10);
1025 } else {
1026 pram = CONFIG_PRAM;
1027 }
228f29ac
WD
1028#else
1029 pram=0;
1030#endif
1031#ifdef CONFIG_LOGBUFFER
3d610186 1032#ifndef CONFIG_ALT_LB_ADDR
228f29ac
WD
1033 /* Also take the logbuffer into account (pram is in kB) */
1034 pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024;
3d610186 1035#endif
228f29ac 1036#endif
77ddac94
WD
1037 sprintf ((char *)memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
1038 setenv ("mem", (char *)memsz);
fe8c2806
WD
1039 }
1040#endif
1041
1c43771b
WD
1042#ifdef CONFIG_PS2KBD
1043 puts ("PS/2: ");
1044 kbd_init();
1045#endif
1046
4532cb69
WD
1047#ifdef CONFIG_MODEM_SUPPORT
1048 {
1049 extern int do_mdm_init;
1050 do_mdm_init = gd->do_mdm_init;
1051 }
1052#endif
1053
fe8c2806
WD
1054 /* Initialization complete - start the monitor */
1055
1056 /* main_loop() can return to retry autoboot, if so just run it again. */
1057 for (;;) {
1058 WATCHDOG_RESET ();
1059 main_loop ();
1060 }
1061
1062 /* NOTREACHED - no way out of command loop except booting */
1063}
1064
1065void hang (void)
1066{
1067 puts ("### ERROR ### Please RESET the board ###\n");
63e73c9a 1068 show_boot_progress(-30);
fe8c2806
WD
1069 for (;;);
1070}
1071
4532cb69 1072
fe8c2806
WD
1073#if 0 /* We could use plain global data, but the resulting code is bigger */
1074/*
1075 * Pointer to initial global data area
1076 *
1077 * Here we initialize it.
1078 */
1079#undef XTRN_DECLARE_GLOBAL_DATA_PTR
1080#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
6d0f6bcf 1081DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
fe8c2806
WD
1082#endif /* 0 */
1083
1084/************************************************************************/