]>
Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_APIC_H |
2 | #define _ASM_X86_APIC_H | |
67c5fc5c | 3 | |
e2780a68 | 4 | #include <linux/cpumask.h> |
e2780a68 | 5 | #include <linux/pm.h> |
593f4a78 MR |
6 | |
7 | #include <asm/alternative.h> | |
e2780a68 | 8 | #include <asm/cpufeature.h> |
67c5fc5c | 9 | #include <asm/processor.h> |
e2780a68 IM |
10 | #include <asm/apicdef.h> |
11 | #include <asm/atomic.h> | |
12 | #include <asm/fixmap.h> | |
13 | #include <asm/mpspec.h> | |
67c5fc5c | 14 | #include <asm/system.h> |
13c88fb5 | 15 | #include <asm/msr.h> |
67c5fc5c TG |
16 | |
17 | #define ARCH_APICTIMER_STOPS_ON_C3 1 | |
18 | ||
67c5fc5c TG |
19 | /* |
20 | * Debugging macros | |
21 | */ | |
22 | #define APIC_QUIET 0 | |
23 | #define APIC_VERBOSE 1 | |
24 | #define APIC_DEBUG 2 | |
25 | ||
26 | /* | |
27 | * Define the default level of output to be very little | |
28 | * This can be turned up by using apic=verbose for more | |
29 | * information and apic=debug for _lots_ of information. | |
30 | * apic_verbosity is defined in apic.c | |
31 | */ | |
32 | #define apic_printk(v, s, a...) do { \ | |
33 | if ((v) <= apic_verbosity) \ | |
34 | printk(s, ##a); \ | |
35 | } while (0) | |
36 | ||
37 | ||
160d8dac | 38 | #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32) |
67c5fc5c | 39 | extern void generic_apic_probe(void); |
160d8dac IM |
40 | #else |
41 | static inline void generic_apic_probe(void) | |
42 | { | |
43 | } | |
44 | #endif | |
67c5fc5c TG |
45 | |
46 | #ifdef CONFIG_X86_LOCAL_APIC | |
47 | ||
baa13188 | 48 | extern unsigned int apic_verbosity; |
67c5fc5c | 49 | extern int local_apic_timer_c2_ok; |
67c5fc5c | 50 | |
3c999f14 | 51 | extern int disable_apic; |
0939e4fd IM |
52 | |
53 | #ifdef CONFIG_SMP | |
54 | extern void __inquire_remote_apic(int apicid); | |
55 | #else /* CONFIG_SMP */ | |
56 | static inline void __inquire_remote_apic(int apicid) | |
57 | { | |
58 | } | |
59 | #endif /* CONFIG_SMP */ | |
60 | ||
61 | static inline void default_inquire_remote_apic(int apicid) | |
62 | { | |
63 | if (apic_verbosity >= APIC_DEBUG) | |
64 | __inquire_remote_apic(apicid); | |
65 | } | |
66 | ||
8312136f CG |
67 | /* |
68 | * With 82489DX we can't rely on apic feature bit | |
69 | * retrieved via cpuid but still have to deal with | |
70 | * such an apic chip so we assume that SMP configuration | |
71 | * is found from MP table (64bit case uses ACPI mostly | |
72 | * which set smp presence flag as well so we are safe | |
73 | * to use this helper too). | |
74 | */ | |
75 | static inline bool apic_from_smp_config(void) | |
76 | { | |
77 | return smp_found_config && !disable_apic; | |
78 | } | |
79 | ||
67c5fc5c TG |
80 | /* |
81 | * Basic functions accessing APICs. | |
82 | */ | |
83 | #ifdef CONFIG_PARAVIRT | |
84 | #include <asm/paravirt.h> | |
96a388de | 85 | #endif |
67c5fc5c | 86 | |
70511134 | 87 | #ifdef CONFIG_X86_64 |
aa7d8e25 | 88 | extern int is_vsmp_box(void); |
129d8bc8 YL |
89 | #else |
90 | static inline int is_vsmp_box(void) | |
91 | { | |
92 | return 0; | |
93 | } | |
94 | #endif | |
2b97df06 JS |
95 | extern void xapic_wait_icr_idle(void); |
96 | extern u32 safe_xapic_wait_icr_idle(void); | |
2b97df06 JS |
97 | extern void xapic_icr_write(u32, u32); |
98 | extern int setup_profiling_timer(unsigned int); | |
aa7d8e25 | 99 | |
1b374e4d | 100 | static inline void native_apic_mem_write(u32 reg, u32 v) |
67c5fc5c | 101 | { |
593f4a78 | 102 | volatile u32 *addr = (volatile u32 *)(APIC_BASE + reg); |
67c5fc5c | 103 | |
593f4a78 MR |
104 | alternative_io("movl %0, %1", "xchgl %0, %1", X86_FEATURE_11AP, |
105 | ASM_OUTPUT2("=r" (v), "=m" (*addr)), | |
106 | ASM_OUTPUT2("0" (v), "m" (*addr))); | |
67c5fc5c TG |
107 | } |
108 | ||
1b374e4d | 109 | static inline u32 native_apic_mem_read(u32 reg) |
67c5fc5c TG |
110 | { |
111 | return *((volatile u32 *)(APIC_BASE + reg)); | |
112 | } | |
113 | ||
c1eeb2de YL |
114 | extern void native_apic_wait_icr_idle(void); |
115 | extern u32 native_safe_apic_wait_icr_idle(void); | |
116 | extern void native_apic_icr_write(u32 low, u32 id); | |
117 | extern u64 native_apic_icr_read(void); | |
118 | ||
fc1edaf9 | 119 | extern int x2apic_mode; |
b24696bc | 120 | |
d0b03bd1 | 121 | #ifdef CONFIG_X86_X2APIC |
ce4e240c SS |
122 | /* |
123 | * Make previous memory operations globally visible before | |
124 | * sending the IPI through x2apic wrmsr. We need a serializing instruction or | |
125 | * mfence for this. | |
126 | */ | |
127 | static inline void x2apic_wrmsr_fence(void) | |
128 | { | |
129 | asm volatile("mfence" : : : "memory"); | |
130 | } | |
131 | ||
13c88fb5 SS |
132 | static inline void native_apic_msr_write(u32 reg, u32 v) |
133 | { | |
134 | if (reg == APIC_DFR || reg == APIC_ID || reg == APIC_LDR || | |
135 | reg == APIC_LVR) | |
136 | return; | |
137 | ||
138 | wrmsr(APIC_BASE_MSR + (reg >> 4), v, 0); | |
139 | } | |
140 | ||
141 | static inline u32 native_apic_msr_read(u32 reg) | |
142 | { | |
0059b243 | 143 | u64 msr; |
13c88fb5 SS |
144 | |
145 | if (reg == APIC_DFR) | |
146 | return -1; | |
147 | ||
0059b243 AK |
148 | rdmsrl(APIC_BASE_MSR + (reg >> 4), msr); |
149 | return (u32)msr; | |
13c88fb5 SS |
150 | } |
151 | ||
c1eeb2de YL |
152 | static inline void native_x2apic_wait_icr_idle(void) |
153 | { | |
154 | /* no need to wait for icr idle in x2apic */ | |
155 | return; | |
156 | } | |
157 | ||
158 | static inline u32 native_safe_x2apic_wait_icr_idle(void) | |
159 | { | |
160 | /* no need to wait for icr idle in x2apic */ | |
161 | return 0; | |
162 | } | |
163 | ||
164 | static inline void native_x2apic_icr_write(u32 low, u32 id) | |
165 | { | |
166 | wrmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), ((__u64) id) << 32 | low); | |
167 | } | |
168 | ||
169 | static inline u64 native_x2apic_icr_read(void) | |
170 | { | |
171 | unsigned long val; | |
172 | ||
173 | rdmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), val); | |
174 | return val; | |
175 | } | |
176 | ||
fc1edaf9 | 177 | extern int x2apic_phys; |
6e1cb38a SS |
178 | extern void check_x2apic(void); |
179 | extern void enable_x2apic(void); | |
6e1cb38a | 180 | extern void x2apic_icr_write(u32 low, u32 id); |
a11b5abe YL |
181 | static inline int x2apic_enabled(void) |
182 | { | |
0059b243 | 183 | u64 msr; |
a11b5abe YL |
184 | |
185 | if (!cpu_has_x2apic) | |
186 | return 0; | |
187 | ||
0059b243 | 188 | rdmsrl(MSR_IA32_APICBASE, msr); |
a11b5abe YL |
189 | if (msr & X2APIC_ENABLE) |
190 | return 1; | |
191 | return 0; | |
192 | } | |
fc1edaf9 SS |
193 | |
194 | #define x2apic_supported() (cpu_has_x2apic) | |
ce69a784 GN |
195 | static inline void x2apic_force_phys(void) |
196 | { | |
197 | x2apic_phys = 1; | |
198 | } | |
a11b5abe | 199 | #else |
06cd9a7d YL |
200 | static inline void check_x2apic(void) |
201 | { | |
202 | } | |
203 | static inline void enable_x2apic(void) | |
204 | { | |
205 | } | |
06cd9a7d YL |
206 | static inline int x2apic_enabled(void) |
207 | { | |
208 | return 0; | |
209 | } | |
ce69a784 GN |
210 | static inline void x2apic_force_phys(void) |
211 | { | |
212 | } | |
cf6567fe | 213 | |
93758238 | 214 | #define x2apic_preenabled 0 |
fc1edaf9 | 215 | #define x2apic_supported() 0 |
c535b6a1 | 216 | #endif |
1b374e4d | 217 | |
93758238 WH |
218 | extern void enable_IR_x2apic(void); |
219 | ||
67c5fc5c TG |
220 | extern int get_physical_broadcast(void); |
221 | ||
67c5fc5c TG |
222 | extern int lapic_get_maxlvt(void); |
223 | extern void clear_local_APIC(void); | |
224 | extern void connect_bsp_APIC(void); | |
225 | extern void disconnect_bsp_APIC(int virt_wire_setup); | |
226 | extern void disable_local_APIC(void); | |
227 | extern void lapic_shutdown(void); | |
228 | extern int verify_local_APIC(void); | |
67c5fc5c TG |
229 | extern void sync_Arb_IDs(void); |
230 | extern void init_bsp_APIC(void); | |
231 | extern void setup_local_APIC(void); | |
739f33b3 | 232 | extern void end_local_APIC_setup(void); |
2fb270f3 | 233 | extern void bsp_end_local_APIC_setup(void); |
67c5fc5c | 234 | extern void init_apic_mappings(void); |
c0104d38 | 235 | void register_lapic_address(unsigned long address); |
67c5fc5c TG |
236 | extern void setup_boot_APIC_clock(void); |
237 | extern void setup_secondary_APIC_clock(void); | |
238 | extern int APIC_init_uniprocessor(void); | |
a906fdaa | 239 | extern int apic_force_enable(unsigned long addr); |
67c5fc5c TG |
240 | |
241 | /* | |
242 | * On 32bit this is mach-xxx local | |
243 | */ | |
244 | #ifdef CONFIG_X86_64 | |
8fbbc4b4 AK |
245 | extern int apic_is_clustered_box(void); |
246 | #else | |
247 | static inline int apic_is_clustered_box(void) | |
248 | { | |
249 | return 0; | |
250 | } | |
67c5fc5c TG |
251 | #endif |
252 | ||
27afdf20 | 253 | extern int setup_APIC_eilvt(u8 lvt_off, u8 vector, u8 msg_type, u8 mask); |
67c5fc5c TG |
254 | |
255 | #else /* !CONFIG_X86_LOCAL_APIC */ | |
256 | static inline void lapic_shutdown(void) { } | |
257 | #define local_apic_timer_c2_ok 1 | |
f3294a33 | 258 | static inline void init_apic_mappings(void) { } |
d3ec5cae | 259 | static inline void disable_local_APIC(void) { } |
736decac TG |
260 | # define setup_boot_APIC_clock x86_init_noop |
261 | # define setup_secondary_APIC_clock x86_init_noop | |
67c5fc5c TG |
262 | #endif /* !CONFIG_X86_LOCAL_APIC */ |
263 | ||
1f75ed0c IM |
264 | #ifdef CONFIG_X86_64 |
265 | #define SET_APIC_ID(x) (apic->set_apic_id(x)) | |
266 | #else | |
267 | ||
1f75ed0c IM |
268 | #endif |
269 | ||
e2780a68 IM |
270 | /* |
271 | * Copyright 2004 James Cleverdon, IBM. | |
272 | * Subject to the GNU Public License, v.2 | |
273 | * | |
274 | * Generic APIC sub-arch data struct. | |
275 | * | |
276 | * Hacked for x86-64 by James Cleverdon from i386 architecture code by | |
277 | * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and | |
278 | * James Cleverdon. | |
279 | */ | |
be163a15 | 280 | struct apic { |
e2780a68 IM |
281 | char *name; |
282 | ||
283 | int (*probe)(void); | |
284 | int (*acpi_madt_oem_check)(char *oem_id, char *oem_table_id); | |
285 | int (*apic_id_registered)(void); | |
286 | ||
287 | u32 irq_delivery_mode; | |
288 | u32 irq_dest_mode; | |
289 | ||
290 | const struct cpumask *(*target_cpus)(void); | |
291 | ||
292 | int disable_esr; | |
293 | ||
294 | int dest_logical; | |
7abc0753 | 295 | unsigned long (*check_apicid_used)(physid_mask_t *map, int apicid); |
e2780a68 IM |
296 | unsigned long (*check_apicid_present)(int apicid); |
297 | ||
298 | void (*vector_allocation_domain)(int cpu, struct cpumask *retmask); | |
299 | void (*init_apic_ldr)(void); | |
300 | ||
7abc0753 | 301 | void (*ioapic_phys_id_map)(physid_mask_t *phys_map, physid_mask_t *retmap); |
e2780a68 IM |
302 | |
303 | void (*setup_apic_routing)(void); | |
304 | int (*multi_timer_check)(int apic, int irq); | |
e2780a68 | 305 | int (*cpu_present_to_apicid)(int mps_cpu); |
7abc0753 | 306 | void (*apicid_to_cpu_present)(int phys_apicid, physid_mask_t *retmap); |
e2780a68 | 307 | void (*setup_portio_remap)(void); |
e11dadab | 308 | int (*check_phys_apicid_present)(int phys_apicid); |
e2780a68 IM |
309 | void (*enable_apic_mode)(void); |
310 | int (*phys_pkg_id)(int cpuid_apic, int index_msb); | |
311 | ||
312 | /* | |
be163a15 | 313 | * When one of the next two hooks returns 1 the apic |
e2780a68 IM |
314 | * is switched to this. Essentially they are additional |
315 | * probe functions: | |
316 | */ | |
317 | int (*mps_oem_check)(struct mpc_table *mpc, char *oem, char *productid); | |
318 | ||
319 | unsigned int (*get_apic_id)(unsigned long x); | |
320 | unsigned long (*set_apic_id)(unsigned int id); | |
321 | unsigned long apic_id_mask; | |
322 | ||
323 | unsigned int (*cpu_mask_to_apicid)(const struct cpumask *cpumask); | |
324 | unsigned int (*cpu_mask_to_apicid_and)(const struct cpumask *cpumask, | |
325 | const struct cpumask *andmask); | |
326 | ||
327 | /* ipi */ | |
328 | void (*send_IPI_mask)(const struct cpumask *mask, int vector); | |
329 | void (*send_IPI_mask_allbutself)(const struct cpumask *mask, | |
330 | int vector); | |
331 | void (*send_IPI_allbutself)(int vector); | |
332 | void (*send_IPI_all)(int vector); | |
333 | void (*send_IPI_self)(int vector); | |
334 | ||
335 | /* wakeup_secondary_cpu */ | |
1f5bcabf | 336 | int (*wakeup_secondary_cpu)(int apicid, unsigned long start_eip); |
e2780a68 IM |
337 | |
338 | int trampoline_phys_low; | |
339 | int trampoline_phys_high; | |
340 | ||
341 | void (*wait_for_init_deassert)(atomic_t *deassert); | |
342 | void (*smp_callin_clear_local_apic)(void); | |
e2780a68 IM |
343 | void (*inquire_remote_apic)(int apicid); |
344 | ||
345 | /* apic ops */ | |
346 | u32 (*read)(u32 reg); | |
347 | void (*write)(u32 reg, u32 v); | |
348 | u64 (*icr_read)(void); | |
349 | void (*icr_write)(u32 low, u32 high); | |
350 | void (*wait_icr_idle)(void); | |
351 | u32 (*safe_wait_icr_idle)(void); | |
acb8bc09 TH |
352 | |
353 | #ifdef CONFIG_X86_32 | |
354 | /* | |
355 | * Called very early during boot from get_smp_config(). It should | |
356 | * return the logical apicid. x86_[bios]_cpu_to_apicid is | |
357 | * initialized before this function is called. | |
358 | * | |
359 | * If logical apicid can't be determined that early, the function | |
360 | * may return BAD_APICID. Logical apicid will be configured after | |
361 | * init_apic_ldr() while bringing up CPUs. Note that NUMA affinity | |
362 | * won't be applied properly during early boot in this case. | |
363 | */ | |
364 | int (*x86_32_early_logical_apicid)(int cpu); | |
89e5dc21 | 365 | |
84914ed0 TH |
366 | /* |
367 | * Optional method called from setup_local_APIC() after logical | |
368 | * apicid is guaranteed to be known to initialize apicid -> node | |
369 | * mapping if NUMA initialization hasn't done so already. Don't | |
370 | * add new users. | |
371 | */ | |
89e5dc21 | 372 | int (*x86_32_numa_cpu_node)(int cpu); |
acb8bc09 | 373 | #endif |
e2780a68 IM |
374 | }; |
375 | ||
0917c01f IM |
376 | /* |
377 | * Pointer to the local APIC driver in use on this system (there's | |
378 | * always just one such driver in use - the kernel decides via an | |
379 | * early probing process which one it picks - and then sticks to it): | |
380 | */ | |
be163a15 | 381 | extern struct apic *apic; |
0917c01f IM |
382 | |
383 | /* | |
384 | * APIC functionality to boot other CPUs - only used on SMP: | |
385 | */ | |
386 | #ifdef CONFIG_SMP | |
2b6163bf YL |
387 | extern atomic_t init_deasserted; |
388 | extern int wakeup_secondary_cpu_via_nmi(int apicid, unsigned long start_eip); | |
0917c01f | 389 | #endif |
e2780a68 | 390 | |
d674cd19 | 391 | #ifdef CONFIG_X86_LOCAL_APIC |
e2780a68 IM |
392 | static inline u32 apic_read(u32 reg) |
393 | { | |
394 | return apic->read(reg); | |
395 | } | |
396 | ||
397 | static inline void apic_write(u32 reg, u32 val) | |
398 | { | |
399 | apic->write(reg, val); | |
400 | } | |
401 | ||
402 | static inline u64 apic_icr_read(void) | |
403 | { | |
404 | return apic->icr_read(); | |
405 | } | |
406 | ||
407 | static inline void apic_icr_write(u32 low, u32 high) | |
408 | { | |
409 | apic->icr_write(low, high); | |
410 | } | |
411 | ||
412 | static inline void apic_wait_icr_idle(void) | |
413 | { | |
414 | apic->wait_icr_idle(); | |
415 | } | |
416 | ||
417 | static inline u32 safe_apic_wait_icr_idle(void) | |
418 | { | |
419 | return apic->safe_wait_icr_idle(); | |
420 | } | |
421 | ||
d674cd19 CG |
422 | #else /* CONFIG_X86_LOCAL_APIC */ |
423 | ||
424 | static inline u32 apic_read(u32 reg) { return 0; } | |
425 | static inline void apic_write(u32 reg, u32 val) { } | |
426 | static inline u64 apic_icr_read(void) { return 0; } | |
427 | static inline void apic_icr_write(u32 low, u32 high) { } | |
428 | static inline void apic_wait_icr_idle(void) { } | |
429 | static inline u32 safe_apic_wait_icr_idle(void) { return 0; } | |
430 | ||
431 | #endif /* CONFIG_X86_LOCAL_APIC */ | |
e2780a68 IM |
432 | |
433 | static inline void ack_APIC_irq(void) | |
434 | { | |
435 | /* | |
436 | * ack_APIC_irq() actually gets compiled as a single instruction | |
437 | * ... yummie. | |
438 | */ | |
439 | ||
440 | /* Docs say use 0 for future compatibility */ | |
441 | apic_write(APIC_EOI, 0); | |
442 | } | |
443 | ||
444 | static inline unsigned default_get_apic_id(unsigned long x) | |
445 | { | |
446 | unsigned int ver = GET_APIC_VERSION(apic_read(APIC_LVR)); | |
447 | ||
42937e81 | 448 | if (APIC_XAPIC(ver) || boot_cpu_has(X86_FEATURE_EXTD_APICID)) |
e2780a68 IM |
449 | return (x >> 24) & 0xFF; |
450 | else | |
451 | return (x >> 24) & 0x0F; | |
452 | } | |
453 | ||
454 | /* | |
455 | * Warm reset vector default position: | |
456 | */ | |
457 | #define DEFAULT_TRAMPOLINE_PHYS_LOW 0x467 | |
458 | #define DEFAULT_TRAMPOLINE_PHYS_HIGH 0x469 | |
459 | ||
2b6163bf | 460 | #ifdef CONFIG_X86_64 |
be163a15 IM |
461 | extern struct apic apic_flat; |
462 | extern struct apic apic_physflat; | |
463 | extern struct apic apic_x2apic_cluster; | |
464 | extern struct apic apic_x2apic_phys; | |
e2780a68 IM |
465 | extern int default_acpi_madt_oem_check(char *, char *); |
466 | ||
467 | extern void apic_send_IPI_self(int vector); | |
468 | ||
be163a15 | 469 | extern struct apic apic_x2apic_uv_x; |
e2780a68 IM |
470 | DECLARE_PER_CPU(int, x2apic_extra_bits); |
471 | ||
472 | extern int default_cpu_present_to_apicid(int mps_cpu); | |
e11dadab | 473 | extern int default_check_phys_apicid_present(int phys_apicid); |
e2780a68 IM |
474 | #endif |
475 | ||
476 | static inline void default_wait_for_init_deassert(atomic_t *deassert) | |
477 | { | |
478 | while (!atomic_read(deassert)) | |
479 | cpu_relax(); | |
480 | return; | |
481 | } | |
482 | ||
483 | extern void generic_bigsmp_probe(void); | |
484 | ||
485 | ||
486 | #ifdef CONFIG_X86_LOCAL_APIC | |
487 | ||
488 | #include <asm/smp.h> | |
489 | ||
490 | #define APIC_DFR_VALUE (APIC_DFR_FLAT) | |
491 | ||
492 | static inline const struct cpumask *default_target_cpus(void) | |
493 | { | |
494 | #ifdef CONFIG_SMP | |
495 | return cpu_online_mask; | |
496 | #else | |
497 | return cpumask_of(0); | |
498 | #endif | |
499 | } | |
500 | ||
501 | DECLARE_EARLY_PER_CPU(u16, x86_bios_cpu_apicid); | |
502 | ||
503 | ||
504 | static inline unsigned int read_apic_id(void) | |
505 | { | |
506 | unsigned int reg; | |
507 | ||
508 | reg = apic_read(APIC_ID); | |
509 | ||
510 | return apic->get_apic_id(reg); | |
511 | } | |
512 | ||
513 | extern void default_setup_apic_routing(void); | |
514 | ||
9844ab11 CG |
515 | extern struct apic apic_noop; |
516 | ||
e2780a68 | 517 | #ifdef CONFIG_X86_32 |
2c1b284e JSR |
518 | |
519 | extern struct apic apic_default; | |
520 | ||
acb8bc09 TH |
521 | static inline int noop_x86_32_early_logical_apicid(int cpu) |
522 | { | |
523 | return BAD_APICID; | |
524 | } | |
525 | ||
e2780a68 IM |
526 | /* |
527 | * Set up the logical destination ID. | |
528 | * | |
529 | * Intel recommends to set DFR, LDR and TPR before enabling | |
530 | * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel | |
531 | * document number 292116). So here it goes... | |
532 | */ | |
533 | extern void default_init_apic_ldr(void); | |
534 | ||
535 | static inline int default_apic_id_registered(void) | |
536 | { | |
537 | return physid_isset(read_apic_id(), phys_cpu_present_map); | |
538 | } | |
539 | ||
f56e5034 YL |
540 | static inline int default_phys_pkg_id(int cpuid_apic, int index_msb) |
541 | { | |
542 | return cpuid_apic >> index_msb; | |
543 | } | |
544 | ||
f56e5034 YL |
545 | #endif |
546 | ||
e2780a68 IM |
547 | static inline unsigned int |
548 | default_cpu_mask_to_apicid(const struct cpumask *cpumask) | |
549 | { | |
f56e5034 | 550 | return cpumask_bits(cpumask)[0] & APIC_ALL_CPUS; |
e2780a68 IM |
551 | } |
552 | ||
553 | static inline unsigned int | |
554 | default_cpu_mask_to_apicid_and(const struct cpumask *cpumask, | |
555 | const struct cpumask *andmask) | |
556 | { | |
557 | unsigned long mask1 = cpumask_bits(cpumask)[0]; | |
558 | unsigned long mask2 = cpumask_bits(andmask)[0]; | |
559 | unsigned long mask3 = cpumask_bits(cpu_online_mask)[0]; | |
560 | ||
561 | return (unsigned int)(mask1 & mask2 & mask3); | |
562 | } | |
563 | ||
7abc0753 | 564 | static inline unsigned long default_check_apicid_used(physid_mask_t *map, int apicid) |
e2780a68 | 565 | { |
7abc0753 | 566 | return physid_isset(apicid, *map); |
e2780a68 IM |
567 | } |
568 | ||
569 | static inline unsigned long default_check_apicid_present(int bit) | |
570 | { | |
571 | return physid_isset(bit, phys_cpu_present_map); | |
572 | } | |
573 | ||
7abc0753 | 574 | static inline void default_ioapic_phys_id_map(physid_mask_t *phys_map, physid_mask_t *retmap) |
e2780a68 | 575 | { |
7abc0753 | 576 | *retmap = *phys_map; |
e2780a68 IM |
577 | } |
578 | ||
e2780a68 IM |
579 | static inline int __default_cpu_present_to_apicid(int mps_cpu) |
580 | { | |
581 | if (mps_cpu < nr_cpu_ids && cpu_present(mps_cpu)) | |
582 | return (int)per_cpu(x86_bios_cpu_apicid, mps_cpu); | |
583 | else | |
584 | return BAD_APICID; | |
585 | } | |
586 | ||
587 | static inline int | |
e11dadab | 588 | __default_check_phys_apicid_present(int phys_apicid) |
e2780a68 | 589 | { |
e11dadab | 590 | return physid_isset(phys_apicid, phys_cpu_present_map); |
e2780a68 IM |
591 | } |
592 | ||
593 | #ifdef CONFIG_X86_32 | |
594 | static inline int default_cpu_present_to_apicid(int mps_cpu) | |
595 | { | |
596 | return __default_cpu_present_to_apicid(mps_cpu); | |
597 | } | |
598 | ||
599 | static inline int | |
e11dadab | 600 | default_check_phys_apicid_present(int phys_apicid) |
e2780a68 | 601 | { |
e11dadab | 602 | return __default_check_phys_apicid_present(phys_apicid); |
e2780a68 IM |
603 | } |
604 | #else | |
605 | extern int default_cpu_present_to_apicid(int mps_cpu); | |
e11dadab | 606 | extern int default_check_phys_apicid_present(int phys_apicid); |
e2780a68 IM |
607 | #endif |
608 | ||
e2780a68 IM |
609 | #endif /* CONFIG_X86_LOCAL_APIC */ |
610 | ||
1965aae3 | 611 | #endif /* _ASM_X86_APIC_H */ |