]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1da177e4 LT |
2 | /* |
3 | * Low-Level PCI Access for i386 machines. | |
4 | * | |
5 | * (c) 1999 Martin Mares <mj@ucw.cz> | |
6 | */ | |
7 | ||
5520b7e7 IM |
8 | #include <linux/ioport.h> |
9 | ||
1da177e4 LT |
10 | #undef DEBUG |
11 | ||
12 | #ifdef DEBUG | |
c767a54b | 13 | #define DBG(fmt, ...) printk(fmt, ##__VA_ARGS__) |
1da177e4 | 14 | #else |
c767a54b JP |
15 | #define DBG(fmt, ...) \ |
16 | do { \ | |
17 | if (0) \ | |
18 | printk(fmt, ##__VA_ARGS__); \ | |
19 | } while (0) | |
1da177e4 LT |
20 | #endif |
21 | ||
22 | #define PCI_PROBE_BIOS 0x0001 | |
23 | #define PCI_PROBE_CONF1 0x0002 | |
24 | #define PCI_PROBE_CONF2 0x0004 | |
25 | #define PCI_PROBE_MMCONF 0x0008 | |
79e453d4 | 26 | #define PCI_PROBE_MASK 0x000f |
0637a70a | 27 | #define PCI_PROBE_NOEARLY 0x0010 |
1da177e4 | 28 | |
1da177e4 LT |
29 | #define PCI_NO_CHECKS 0x0400 |
30 | #define PCI_USE_PIRQ_MASK 0x0800 | |
31 | #define PCI_ASSIGN_ROMS 0x1000 | |
32 | #define PCI_BIOS_IRQ_SCAN 0x2000 | |
33 | #define PCI_ASSIGN_ALL_BUSSES 0x4000 | |
036fff4c | 34 | #define PCI_CAN_SKIP_ISA_ALIGN 0x8000 |
236e946b | 35 | #define PCI_USE__CRS 0x10000 |
5f0b2976 | 36 | #define PCI_CHECK_ENABLE_AMD_MMCONF 0x20000 |
3a27dd1c | 37 | #define PCI_HAS_IO_ECS 0x40000 |
dc7c65db | 38 | #define PCI_NOASSIGN_ROMS 0x80000 |
7bc5e3f2 | 39 | #define PCI_ROOT_NO_CRS 0x100000 |
7bd1c365 | 40 | #define PCI_NOASSIGN_BARS 0x200000 |
1da177e4 LT |
41 | |
42 | extern unsigned int pci_probe; | |
120bb424 | 43 | extern unsigned long pirq_table_addr; |
1da177e4 | 44 | |
6b4b78fe MD |
45 | enum pci_bf_sort_state { |
46 | pci_bf_sort_default, | |
47 | pci_force_nobf, | |
48 | pci_force_bf, | |
49 | pci_dmi_bf, | |
50 | }; | |
51 | ||
1da177e4 LT |
52 | /* pci-i386.c */ |
53 | ||
1da177e4 | 54 | void pcibios_resource_survey(void); |
44de3395 | 55 | void pcibios_set_cache_line_size(void); |
1da177e4 LT |
56 | |
57 | /* pci-pc.c */ | |
58 | ||
59 | extern int pcibios_last_bus; | |
1da177e4 LT |
60 | extern struct pci_ops pci_root_ops; |
61 | ||
5707b24a AR |
62 | void pcibios_scan_specific_bus(int busn); |
63 | ||
1da177e4 LT |
64 | /* pci-irq.c */ |
65 | ||
66 | struct irq_info { | |
67 | u8 bus, devfn; /* Bus, device and function */ | |
68 | struct { | |
82487711 JSR |
69 | u8 link; /* IRQ line ID, chipset dependent, |
70 | 0 = not routed */ | |
1da177e4 LT |
71 | u16 bitmap; /* Available IRQs */ |
72 | } __attribute__((packed)) irq[4]; | |
73 | u8 slot; /* Slot number, 0=onboard */ | |
74 | u8 rfu; | |
75 | } __attribute__((packed)); | |
76 | ||
77 | struct irq_routing_table { | |
78 | u32 signature; /* PIRQ_SIGNATURE should be here */ | |
79 | u16 version; /* PIRQ_VERSION */ | |
80 | u16 size; /* Table size in bytes */ | |
81 | u8 rtr_bus, rtr_devfn; /* Where the interrupt router lies */ | |
82487711 JSR |
82 | u16 exclusive_irqs; /* IRQs devoted exclusively to |
83 | PCI usage */ | |
84 | u16 rtr_vendor, rtr_device; /* Vendor and device ID of | |
85 | interrupt router */ | |
1da177e4 LT |
86 | u32 miniport_data; /* Crap */ |
87 | u8 rfu[11]; | |
82487711 | 88 | u8 checksum; /* Modulo 256 checksum must give 0 */ |
1da177e4 LT |
89 | struct irq_info slots[0]; |
90 | } __attribute__((packed)); | |
91 | ||
92 | extern unsigned int pcibios_irq_mask; | |
93 | ||
d19f61f0 | 94 | extern raw_spinlock_t pci_config_lock; |
1da177e4 LT |
95 | |
96 | extern int (*pcibios_enable_irq)(struct pci_dev *dev); | |
87bec66b | 97 | extern void (*pcibios_disable_irq)(struct pci_dev *dev); |
928cf8c6 | 98 | |
6c777e87 BH |
99 | extern bool mp_should_keep_irq(struct device *dev); |
100 | ||
b6ce068a MW |
101 | struct pci_raw_ops { |
102 | int (*read)(unsigned int domain, unsigned int bus, unsigned int devfn, | |
103 | int reg, int len, u32 *val); | |
104 | int (*write)(unsigned int domain, unsigned int bus, unsigned int devfn, | |
105 | int reg, int len, u32 val); | |
106 | }; | |
107 | ||
72da0b07 JB |
108 | extern const struct pci_raw_ops *raw_pci_ops; |
109 | extern const struct pci_raw_ops *raw_pci_ext_ops; | |
b6ce068a | 110 | |
c0fa4078 | 111 | extern const struct pci_raw_ops pci_mmcfg; |
72da0b07 | 112 | extern const struct pci_raw_ops pci_direct_conf1; |
14d7ca5c | 113 | extern bool port_cf9_safe; |
928cf8c6 | 114 | |
8dd779b1 | 115 | /* arch_initcall level */ |
5e544d61 AK |
116 | extern int pci_direct_probe(void); |
117 | extern void pci_direct_init(int type); | |
92c05fc1 | 118 | extern void pci_pcbios_init(void); |
8dd779b1 RR |
119 | extern void __init dmi_check_pciprobe(void); |
120 | extern void __init dmi_check_skip_isa_align(void); | |
121 | ||
122 | /* some common used subsys_initcalls */ | |
123 | extern int __init pci_acpi_init(void); | |
ab3b3793 | 124 | extern void __init pcibios_irq_init(void); |
8dd779b1 | 125 | extern int __init pcibios_init(void); |
b72d0db9 | 126 | extern int pci_legacy_init(void); |
9325a28c | 127 | extern void pcibios_fixup_irqs(void); |
5e544d61 | 128 | |
b7867394 OG |
129 | /* pci-mmconfig.c */ |
130 | ||
56ddf4d3 BH |
131 | /* "PCI MMCONFIG %04x [bus %02x-%02x]" */ |
132 | #define PCI_MMCFG_RESOURCE_NAME_LEN (22 + 4 + 2 + 2) | |
133 | ||
d215a9c8 | 134 | struct pci_mmcfg_region { |
ff097ddd | 135 | struct list_head list; |
56ddf4d3 | 136 | struct resource res; |
d215a9c8 | 137 | u64 address; |
3f0f5503 | 138 | char __iomem *virt; |
d7e6b66f BH |
139 | u16 segment; |
140 | u8 start_bus; | |
141 | u8 end_bus; | |
56ddf4d3 | 142 | char name[PCI_MMCFG_RESOURCE_NAME_LEN]; |
d215a9c8 BH |
143 | }; |
144 | ||
429d512e | 145 | extern int __init pci_mmcfg_arch_init(void); |
0b64ad71 | 146 | extern void __init pci_mmcfg_arch_free(void); |
a18e3690 | 147 | extern int pci_mmcfg_arch_map(struct pci_mmcfg_region *cfg); |
9cf0105d | 148 | extern void pci_mmcfg_arch_unmap(struct pci_mmcfg_region *cfg); |
a18e3690 GKH |
149 | extern int pci_mmconfig_insert(struct device *dev, u16 seg, u8 start, u8 end, |
150 | phys_addr_t addr); | |
9c95111b | 151 | extern int pci_mmconfig_delete(u16 seg, u8 start, u8 end); |
f6e1d8cc | 152 | extern struct pci_mmcfg_region *pci_mmconfig_lookup(int segment, int bus); |
3320ad99 | 153 | |
ff097ddd | 154 | extern struct list_head pci_mmcfg_list; |
c4bf2f37 | 155 | |
df5eb1d6 BH |
156 | #define PCI_MMCFG_BUS_OFFSET(bus) ((bus) << 20) |
157 | ||
3320ad99 | 158 | /* |
21461775 TN |
159 | * On AMD Fam10h CPUs, all PCI MMIO configuration space accesses must use |
160 | * %eax. No other source or target registers may be used. The following | |
161 | * mmio_config_* accessors enforce this. See "BIOS and Kernel Developer's | |
162 | * Guide (BKDG) For AMD Family 10h Processors", rev. 3.48, sec 2.11.1, | |
163 | * "MMIO Configuration Coding Requirements". | |
3320ad99 | 164 | */ |
165 | static inline unsigned char mmio_config_readb(void __iomem *pos) | |
166 | { | |
167 | u8 val; | |
168 | asm volatile("movb (%1),%%al" : "=a" (val) : "r" (pos)); | |
169 | return val; | |
170 | } | |
171 | ||
172 | static inline unsigned short mmio_config_readw(void __iomem *pos) | |
173 | { | |
174 | u16 val; | |
175 | asm volatile("movw (%1),%%ax" : "=a" (val) : "r" (pos)); | |
176 | return val; | |
177 | } | |
178 | ||
179 | static inline unsigned int mmio_config_readl(void __iomem *pos) | |
180 | { | |
181 | u32 val; | |
182 | asm volatile("movl (%1),%%eax" : "=a" (val) : "r" (pos)); | |
183 | return val; | |
184 | } | |
185 | ||
186 | static inline void mmio_config_writeb(void __iomem *pos, u8 val) | |
187 | { | |
82487711 | 188 | asm volatile("movb %%al,(%1)" : : "a" (val), "r" (pos) : "memory"); |
3320ad99 | 189 | } |
190 | ||
191 | static inline void mmio_config_writew(void __iomem *pos, u16 val) | |
192 | { | |
82487711 | 193 | asm volatile("movw %%ax,(%1)" : : "a" (val), "r" (pos) : "memory"); |
3320ad99 | 194 | } |
195 | ||
196 | static inline void mmio_config_writel(void __iomem *pos, u32 val) | |
197 | { | |
82487711 | 198 | asm volatile("movl %%eax,(%1)" : : "a" (val), "r" (pos) : "memory"); |
3320ad99 | 199 | } |
b72d0db9 TG |
200 | |
201 | #ifdef CONFIG_PCI | |
202 | # ifdef CONFIG_ACPI | |
203 | # define x86_default_pci_init pci_acpi_init | |
204 | # else | |
205 | # define x86_default_pci_init pci_legacy_init | |
206 | # endif | |
ab3b3793 | 207 | # define x86_default_pci_init_irq pcibios_irq_init |
9325a28c | 208 | # define x86_default_pci_fixup_irqs pcibios_fixup_irqs |
b72d0db9 TG |
209 | #else |
210 | # define x86_default_pci_init NULL | |
ab3b3793 | 211 | # define x86_default_pci_init_irq NULL |
9325a28c | 212 | # define x86_default_pci_fixup_irqs NULL |
b72d0db9 | 213 | #endif |