]>
Commit | Line | Data |
---|---|---|
dc1e35c6 SS |
1 | /* |
2 | * xsave/xrstor support. | |
3 | * | |
4 | * Author: Suresh Siddha <suresh.b.siddha@intel.com> | |
5 | */ | |
dc1e35c6 | 6 | #include <linux/compat.h> |
7e7ce87f | 7 | #include <linux/cpu.h> |
e8c24d3a | 8 | #include <linux/mman.h> |
84594296 | 9 | #include <linux/pkeys.h> |
59a36d16 | 10 | |
df6b35f4 | 11 | #include <asm/fpu/api.h> |
78f7f1e5 | 12 | #include <asm/fpu/internal.h> |
fcbc99c4 | 13 | #include <asm/fpu/signal.h> |
59a36d16 | 14 | #include <asm/fpu/regset.h> |
91c3dba7 | 15 | #include <asm/fpu/xstate.h> |
b992c660 | 16 | |
375074cc | 17 | #include <asm/tlbflush.h> |
dc1e35c6 | 18 | |
1f96b1ef DH |
19 | /* |
20 | * Although we spell it out in here, the Processor Trace | |
21 | * xfeature is completely unused. We use other mechanisms | |
22 | * to save/restore PT state in Linux. | |
23 | */ | |
5b073430 IM |
24 | static const char *xfeature_names[] = |
25 | { | |
26 | "x87 floating point registers" , | |
27 | "SSE registers" , | |
28 | "AVX registers" , | |
29 | "MPX bounds registers" , | |
30 | "MPX CSR" , | |
31 | "AVX-512 opmask" , | |
32 | "AVX-512 Hi256" , | |
33 | "AVX-512 ZMM_Hi256" , | |
1f96b1ef | 34 | "Processor Trace (unused)" , |
c8df4009 | 35 | "Protection Keys User registers", |
5b073430 IM |
36 | "unknown xstate feature" , |
37 | }; | |
38 | ||
dc1e35c6 | 39 | /* |
614df7fb | 40 | * Mask of xstate features supported by the CPU and the kernel: |
dc1e35c6 | 41 | */ |
5b073430 | 42 | u64 xfeatures_mask __read_mostly; |
dc1e35c6 | 43 | |
dad8c4fe DH |
44 | static unsigned int xstate_offsets[XFEATURE_MAX] = { [ 0 ... XFEATURE_MAX - 1] = -1}; |
45 | static unsigned int xstate_sizes[XFEATURE_MAX] = { [ 0 ... XFEATURE_MAX - 1] = -1}; | |
614df7fb | 46 | static unsigned int xstate_comp_offsets[sizeof(xfeatures_mask)*8]; |
84246fe4 | 47 | |
a1141e0b FY |
48 | /* |
49 | * The XSAVE area of kernel can be in standard or compacted format; | |
50 | * it is always in standard format for user mode. This is the user | |
51 | * mode standard format size used for signal and ptrace frames. | |
52 | */ | |
53 | unsigned int fpu_user_xstate_size; | |
54 | ||
0a265375 DH |
55 | /* |
56 | * Clear all of the X86_FEATURE_* bits that are unavailable | |
57 | * when the CPU has no XSAVE support. | |
58 | */ | |
59 | void fpu__xstate_clear_all_cpu_caps(void) | |
60 | { | |
61 | setup_clear_cpu_cap(X86_FEATURE_XSAVE); | |
62 | setup_clear_cpu_cap(X86_FEATURE_XSAVEOPT); | |
63 | setup_clear_cpu_cap(X86_FEATURE_XSAVEC); | |
64 | setup_clear_cpu_cap(X86_FEATURE_XSAVES); | |
65 | setup_clear_cpu_cap(X86_FEATURE_AVX); | |
66 | setup_clear_cpu_cap(X86_FEATURE_AVX2); | |
67 | setup_clear_cpu_cap(X86_FEATURE_AVX512F); | |
a8d9df5a | 68 | setup_clear_cpu_cap(X86_FEATURE_AVX512IFMA); |
0a265375 DH |
69 | setup_clear_cpu_cap(X86_FEATURE_AVX512PF); |
70 | setup_clear_cpu_cap(X86_FEATURE_AVX512ER); | |
71 | setup_clear_cpu_cap(X86_FEATURE_AVX512CD); | |
d0500494 FY |
72 | setup_clear_cpu_cap(X86_FEATURE_AVX512DQ); |
73 | setup_clear_cpu_cap(X86_FEATURE_AVX512BW); | |
74 | setup_clear_cpu_cap(X86_FEATURE_AVX512VL); | |
0a265375 | 75 | setup_clear_cpu_cap(X86_FEATURE_MPX); |
eb7c5f87 | 76 | setup_clear_cpu_cap(X86_FEATURE_XGETBV1); |
a8d9df5a | 77 | setup_clear_cpu_cap(X86_FEATURE_AVX512VBMI); |
c8df4009 | 78 | setup_clear_cpu_cap(X86_FEATURE_PKU); |
82148993 PL |
79 | setup_clear_cpu_cap(X86_FEATURE_AVX512_4VNNIW); |
80 | setup_clear_cpu_cap(X86_FEATURE_AVX512_4FMAPS); | |
0a265375 DH |
81 | } |
82 | ||
5b073430 IM |
83 | /* |
84 | * Return whether the system supports a given xfeature. | |
85 | * | |
86 | * Also return the name of the (most advanced) feature that the caller requested: | |
87 | */ | |
88 | int cpu_has_xfeatures(u64 xfeatures_needed, const char **feature_name) | |
89 | { | |
90 | u64 xfeatures_missing = xfeatures_needed & ~xfeatures_mask; | |
91 | ||
92 | if (unlikely(feature_name)) { | |
93 | long xfeature_idx, max_idx; | |
94 | u64 xfeatures_print; | |
95 | /* | |
96 | * So we use FLS here to be able to print the most advanced | |
97 | * feature that was requested but is missing. So if a driver | |
d91cab78 | 98 | * asks about "XFEATURE_MASK_SSE | XFEATURE_MASK_YMM" we'll print the |
5b073430 IM |
99 | * missing AVX feature - this is the most informative message |
100 | * to users: | |
101 | */ | |
102 | if (xfeatures_missing) | |
103 | xfeatures_print = xfeatures_missing; | |
104 | else | |
105 | xfeatures_print = xfeatures_needed; | |
106 | ||
107 | xfeature_idx = fls64(xfeatures_print)-1; | |
108 | max_idx = ARRAY_SIZE(xfeature_names)-1; | |
109 | xfeature_idx = min(xfeature_idx, max_idx); | |
110 | ||
111 | *feature_name = xfeature_names[xfeature_idx]; | |
112 | } | |
113 | ||
114 | if (xfeatures_missing) | |
115 | return 0; | |
116 | ||
117 | return 1; | |
118 | } | |
119 | EXPORT_SYMBOL_GPL(cpu_has_xfeatures); | |
120 | ||
1499ce2d YY |
121 | static int xfeature_is_supervisor(int xfeature_nr) |
122 | { | |
123 | /* | |
124 | * We currently do not support supervisor states, but if | |
125 | * we did, we could find out like this. | |
126 | * | |
127 | * SDM says: If state component 'i' is a user state component, | |
128 | * ECX[0] return 0; if state component i is a supervisor | |
129 | * state component, ECX[0] returns 1. | |
130 | */ | |
131 | u32 eax, ebx, ecx, edx; | |
132 | ||
133 | cpuid_count(XSTATE_CPUID, xfeature_nr, &eax, &ebx, &ecx, &edx); | |
134 | return !!(ecx & 1); | |
135 | } | |
136 | ||
137 | static int xfeature_is_user(int xfeature_nr) | |
138 | { | |
139 | return !xfeature_is_supervisor(xfeature_nr); | |
140 | } | |
141 | ||
29104e10 | 142 | /* |
aeb997b9 IM |
143 | * When executing XSAVEOPT (or other optimized XSAVE instructions), if |
144 | * a processor implementation detects that an FPU state component is still | |
145 | * (or is again) in its initialized state, it may clear the corresponding | |
146 | * bit in the header.xfeatures field, and can skip the writeout of registers | |
147 | * to the corresponding memory layout. | |
73a3aeb3 IM |
148 | * |
149 | * This means that when the bit is zero, the state component might still contain | |
150 | * some previous - non-initialized register state. | |
151 | * | |
152 | * Before writing xstate information to user-space we sanitize those components, | |
153 | * to always ensure that the memory layout of a feature will be in the init state | |
154 | * if the corresponding header bit is zero. This is to ensure that user-space doesn't | |
155 | * see some stale state in the memory layout during signal handling, debugging etc. | |
29104e10 | 156 | */ |
36e49e7f | 157 | void fpstate_sanitize_xstate(struct fpu *fpu) |
29104e10 | 158 | { |
c47ada30 | 159 | struct fxregs_state *fx = &fpu->state.fxsave; |
73a3aeb3 | 160 | int feature_bit; |
400e4b20 | 161 | u64 xfeatures; |
29104e10 | 162 | |
1ac91a76 | 163 | if (!use_xsaveopt()) |
29104e10 SS |
164 | return; |
165 | ||
36e49e7f | 166 | xfeatures = fpu->state.xsave.header.xfeatures; |
29104e10 SS |
167 | |
168 | /* | |
169 | * None of the feature bits are in init state. So nothing else | |
0d2eb44f | 170 | * to do for us, as the memory layout is up to date. |
29104e10 | 171 | */ |
400e4b20 | 172 | if ((xfeatures & xfeatures_mask) == xfeatures_mask) |
29104e10 SS |
173 | return; |
174 | ||
175 | /* | |
176 | * FP is in init state | |
177 | */ | |
d91cab78 | 178 | if (!(xfeatures & XFEATURE_MASK_FP)) { |
29104e10 SS |
179 | fx->cwd = 0x37f; |
180 | fx->swd = 0; | |
181 | fx->twd = 0; | |
182 | fx->fop = 0; | |
183 | fx->rip = 0; | |
184 | fx->rdp = 0; | |
185 | memset(&fx->st_space[0], 0, 128); | |
186 | } | |
187 | ||
188 | /* | |
189 | * SSE is in init state | |
190 | */ | |
d91cab78 | 191 | if (!(xfeatures & XFEATURE_MASK_SSE)) |
29104e10 SS |
192 | memset(&fx->xmm_space[0], 0, 256); |
193 | ||
73a3aeb3 IM |
194 | /* |
195 | * First two features are FPU and SSE, which above we handled | |
196 | * in a special way already: | |
197 | */ | |
198 | feature_bit = 0x2; | |
400e4b20 | 199 | xfeatures = (xfeatures_mask & ~xfeatures) >> 2; |
29104e10 SS |
200 | |
201 | /* | |
73a3aeb3 IM |
202 | * Update all the remaining memory layouts according to their |
203 | * standard xstate layout, if their header bit is in the init | |
204 | * state: | |
29104e10 | 205 | */ |
400e4b20 IM |
206 | while (xfeatures) { |
207 | if (xfeatures & 0x1) { | |
a1141e0b | 208 | int offset = xstate_comp_offsets[feature_bit]; |
29104e10 SS |
209 | int size = xstate_sizes[feature_bit]; |
210 | ||
73a3aeb3 | 211 | memcpy((void *)fx + offset, |
6f575023 | 212 | (void *)&init_fpstate.xsave + offset, |
29104e10 SS |
213 | size); |
214 | } | |
215 | ||
400e4b20 | 216 | xfeatures >>= 1; |
29104e10 SS |
217 | feature_bit++; |
218 | } | |
219 | } | |
220 | ||
dc1e35c6 | 221 | /* |
55cc4678 IM |
222 | * Enable the extended processor state save/restore feature. |
223 | * Called once per CPU onlining. | |
dc1e35c6 | 224 | */ |
55cc4678 | 225 | void fpu__init_cpu_xstate(void) |
dc1e35c6 | 226 | { |
d366bf7e | 227 | if (!boot_cpu_has(X86_FEATURE_XSAVE) || !xfeatures_mask) |
55cc4678 | 228 | return; |
b8be15d5 YY |
229 | /* |
230 | * Make it clear that XSAVES supervisor states are not yet | |
231 | * implemented should anyone expect it to work by changing | |
232 | * bits in XFEATURE_MASK_* macros and XCR0. | |
233 | */ | |
234 | WARN_ONCE((xfeatures_mask & XFEATURE_MASK_SUPERVISOR), | |
235 | "x86/fpu: XSAVES supervisor states are not yet implemented.\n"); | |
236 | ||
237 | xfeatures_mask &= ~XFEATURE_MASK_SUPERVISOR; | |
55cc4678 | 238 | |
375074cc | 239 | cr4_set_bits(X86_CR4_OSXSAVE); |
614df7fb | 240 | xsetbv(XCR_XFEATURE_ENABLED_MASK, xfeatures_mask); |
dc1e35c6 SS |
241 | } |
242 | ||
e6e888f9 DH |
243 | /* |
244 | * Note that in the future we will likely need a pair of | |
245 | * functions here: one for user xstates and the other for | |
246 | * system xstates. For now, they are the same. | |
247 | */ | |
248 | static int xfeature_enabled(enum xfeature xfeature) | |
249 | { | |
250 | return !!(xfeatures_mask & (1UL << xfeature)); | |
251 | } | |
252 | ||
a1488f8b | 253 | /* |
39f1acd2 IM |
254 | * Record the offsets and sizes of various xstates contained |
255 | * in the XSAVE state memory layout. | |
a1488f8b | 256 | */ |
4995b9db | 257 | static void __init setup_xstate_features(void) |
a1488f8b | 258 | { |
ee9ae257 | 259 | u32 eax, ebx, ecx, edx, i; |
e6e888f9 DH |
260 | /* start at the beginnning of the "extended state" */ |
261 | unsigned int last_good_offset = offsetof(struct xregs_state, | |
262 | extended_state_area); | |
ac73b27a YY |
263 | /* |
264 | * The FP xstates and SSE xstates are legacy states. They are always | |
265 | * in the fixed offsets in the xsave area in either compacted form | |
266 | * or standard form. | |
267 | */ | |
268 | xstate_offsets[0] = 0; | |
269 | xstate_sizes[0] = offsetof(struct fxregs_state, xmm_space); | |
270 | xstate_offsets[1] = xstate_sizes[0]; | |
271 | xstate_sizes[1] = FIELD_SIZEOF(struct fxregs_state, xmm_space); | |
a1488f8b | 272 | |
ee9ae257 | 273 | for (i = FIRST_EXTENDED_XFEATURE; i < XFEATURE_MAX; i++) { |
e6e888f9 DH |
274 | if (!xfeature_enabled(i)) |
275 | continue; | |
a1488f8b | 276 | |
e6e888f9 | 277 | cpuid_count(XSTATE_CPUID, i, &eax, &ebx, &ecx, &edx); |
1499ce2d YY |
278 | |
279 | /* | |
280 | * If an xfeature is supervisor state, the offset | |
281 | * in EBX is invalid. We leave it to -1. | |
282 | */ | |
283 | if (xfeature_is_user(i)) | |
284 | xstate_offsets[i] = ebx; | |
285 | ||
ee9ae257 | 286 | xstate_sizes[i] = eax; |
e6e888f9 DH |
287 | /* |
288 | * In our xstate size checks, we assume that the | |
289 | * highest-numbered xstate feature has the | |
290 | * highest offset in the buffer. Ensure it does. | |
291 | */ | |
292 | WARN_ONCE(last_good_offset > xstate_offsets[i], | |
293 | "x86/fpu: misordered xstate at %d\n", last_good_offset); | |
294 | last_good_offset = xstate_offsets[i]; | |
39f1acd2 | 295 | } |
a1488f8b SS |
296 | } |
297 | ||
32231879 | 298 | static void __init print_xstate_feature(u64 xstate_mask) |
69496e10 | 299 | { |
33588b52 | 300 | const char *feature_name; |
69496e10 | 301 | |
33588b52 | 302 | if (cpu_has_xfeatures(xstate_mask, &feature_name)) |
c8df4009 | 303 | pr_info("x86/fpu: Supporting XSAVE feature 0x%03Lx: '%s'\n", xstate_mask, feature_name); |
69496e10 IM |
304 | } |
305 | ||
306 | /* | |
307 | * Print out all the supported xstate features: | |
308 | */ | |
32231879 | 309 | static void __init print_xstate_features(void) |
69496e10 | 310 | { |
d91cab78 DH |
311 | print_xstate_feature(XFEATURE_MASK_FP); |
312 | print_xstate_feature(XFEATURE_MASK_SSE); | |
313 | print_xstate_feature(XFEATURE_MASK_YMM); | |
314 | print_xstate_feature(XFEATURE_MASK_BNDREGS); | |
315 | print_xstate_feature(XFEATURE_MASK_BNDCSR); | |
316 | print_xstate_feature(XFEATURE_MASK_OPMASK); | |
317 | print_xstate_feature(XFEATURE_MASK_ZMM_Hi256); | |
318 | print_xstate_feature(XFEATURE_MASK_Hi16_ZMM); | |
c8df4009 | 319 | print_xstate_feature(XFEATURE_MASK_PKRU); |
69496e10 IM |
320 | } |
321 | ||
03482e08 YY |
322 | /* |
323 | * This check is important because it is easy to get XSTATE_* | |
324 | * confused with XSTATE_BIT_*. | |
325 | */ | |
326 | #define CHECK_XFEATURE(nr) do { \ | |
327 | WARN_ON(nr < FIRST_EXTENDED_XFEATURE); \ | |
328 | WARN_ON(nr >= XFEATURE_MAX); \ | |
329 | } while (0) | |
330 | ||
331 | /* | |
332 | * We could cache this like xstate_size[], but we only use | |
333 | * it here, so it would be a waste of space. | |
334 | */ | |
335 | static int xfeature_is_aligned(int xfeature_nr) | |
336 | { | |
337 | u32 eax, ebx, ecx, edx; | |
338 | ||
339 | CHECK_XFEATURE(xfeature_nr); | |
340 | cpuid_count(XSTATE_CPUID, xfeature_nr, &eax, &ebx, &ecx, &edx); | |
341 | /* | |
342 | * The value returned by ECX[1] indicates the alignment | |
343 | * of state component 'i' when the compacted format | |
344 | * of the extended region of an XSAVE area is used: | |
345 | */ | |
346 | return !!(ecx & 2); | |
347 | } | |
348 | ||
7496d645 FY |
349 | /* |
350 | * This function sets up offsets and sizes of all extended states in | |
351 | * xsave area. This supports both standard format and compacted format | |
352 | * of the xsave aread. | |
7496d645 | 353 | */ |
32231879 | 354 | static void __init setup_xstate_comp(void) |
7496d645 | 355 | { |
614df7fb | 356 | unsigned int xstate_comp_sizes[sizeof(xfeatures_mask)*8]; |
7496d645 FY |
357 | int i; |
358 | ||
8ff925e1 FY |
359 | /* |
360 | * The FP xstates and SSE xstates are legacy states. They are always | |
361 | * in the fixed offsets in the xsave area in either compacted form | |
362 | * or standard form. | |
363 | */ | |
364 | xstate_comp_offsets[0] = 0; | |
c47ada30 | 365 | xstate_comp_offsets[1] = offsetof(struct fxregs_state, xmm_space); |
7496d645 | 366 | |
782511b0 | 367 | if (!boot_cpu_has(X86_FEATURE_XSAVES)) { |
ee9ae257 | 368 | for (i = FIRST_EXTENDED_XFEATURE; i < XFEATURE_MAX; i++) { |
633d54c4 | 369 | if (xfeature_enabled(i)) { |
7496d645 FY |
370 | xstate_comp_offsets[i] = xstate_offsets[i]; |
371 | xstate_comp_sizes[i] = xstate_sizes[i]; | |
372 | } | |
373 | } | |
374 | return; | |
375 | } | |
376 | ||
8a93c9e0 DH |
377 | xstate_comp_offsets[FIRST_EXTENDED_XFEATURE] = |
378 | FXSAVE_SIZE + XSAVE_HDR_SIZE; | |
7496d645 | 379 | |
ee9ae257 | 380 | for (i = FIRST_EXTENDED_XFEATURE; i < XFEATURE_MAX; i++) { |
633d54c4 | 381 | if (xfeature_enabled(i)) |
7496d645 FY |
382 | xstate_comp_sizes[i] = xstate_sizes[i]; |
383 | else | |
384 | xstate_comp_sizes[i] = 0; | |
385 | ||
03482e08 | 386 | if (i > FIRST_EXTENDED_XFEATURE) { |
7496d645 FY |
387 | xstate_comp_offsets[i] = xstate_comp_offsets[i-1] |
388 | + xstate_comp_sizes[i-1]; | |
389 | ||
03482e08 YY |
390 | if (xfeature_is_aligned(i)) |
391 | xstate_comp_offsets[i] = | |
392 | ALIGN(xstate_comp_offsets[i], 64); | |
393 | } | |
7496d645 FY |
394 | } |
395 | } | |
396 | ||
996952e0 YY |
397 | /* |
398 | * Print out xstate component offsets and sizes | |
399 | */ | |
400 | static void __init print_xstate_offset_size(void) | |
401 | { | |
402 | int i; | |
403 | ||
404 | for (i = FIRST_EXTENDED_XFEATURE; i < XFEATURE_MAX; i++) { | |
405 | if (!xfeature_enabled(i)) | |
406 | continue; | |
407 | pr_info("x86/fpu: xstate_offset[%d]: %4d, xstate_sizes[%d]: %4d\n", | |
408 | i, xstate_comp_offsets[i], i, xstate_sizes[i]); | |
409 | } | |
410 | } | |
411 | ||
dc1e35c6 SS |
412 | /* |
413 | * setup the xstate image representing the init state | |
414 | */ | |
32231879 | 415 | static void __init setup_init_fpu_buf(void) |
dc1e35c6 | 416 | { |
e49a449b | 417 | static int on_boot_cpu __initdata = 1; |
e97131a8 IM |
418 | |
419 | WARN_ON_FPU(!on_boot_cpu); | |
420 | on_boot_cpu = 0; | |
421 | ||
d366bf7e | 422 | if (!boot_cpu_has(X86_FEATURE_XSAVE)) |
5d2bd700 SS |
423 | return; |
424 | ||
425 | setup_xstate_features(); | |
69496e10 | 426 | print_xstate_features(); |
a1488f8b | 427 | |
7d937060 | 428 | if (boot_cpu_has(X86_FEATURE_XSAVES)) |
6f575023 | 429 | init_fpstate.xsave.header.xcomp_bv = (u64)1 << 63 | xfeatures_mask; |
47c2f292 | 430 | |
29104e10 | 431 | /* |
7d937060 | 432 | * Init all the features state with header.xfeatures being 0x0 |
29104e10 | 433 | */ |
d65fcd60 | 434 | copy_kernel_to_xregs_booting(&init_fpstate.xsave); |
3e261c14 | 435 | |
29104e10 SS |
436 | /* |
437 | * Dump the init state again. This is to identify the init state | |
438 | * of any feature which is not represented by all zero's. | |
439 | */ | |
c6813144 | 440 | copy_xregs_to_kernel_booting(&init_fpstate.xsave); |
dc1e35c6 SS |
441 | } |
442 | ||
65ac2e9b DH |
443 | static int xfeature_uncompacted_offset(int xfeature_nr) |
444 | { | |
445 | u32 eax, ebx, ecx, edx; | |
446 | ||
1499ce2d YY |
447 | /* |
448 | * Only XSAVES supports supervisor states and it uses compacted | |
449 | * format. Checking a supervisor state's uncompacted offset is | |
450 | * an error. | |
451 | */ | |
452 | if (XFEATURE_MASK_SUPERVISOR & (1 << xfeature_nr)) { | |
453 | WARN_ONCE(1, "No fixed offset for xstate %d\n", xfeature_nr); | |
454 | return -1; | |
455 | } | |
456 | ||
65ac2e9b DH |
457 | CHECK_XFEATURE(xfeature_nr); |
458 | cpuid_count(XSTATE_CPUID, xfeature_nr, &eax, &ebx, &ecx, &edx); | |
459 | return ebx; | |
460 | } | |
461 | ||
462 | static int xfeature_size(int xfeature_nr) | |
463 | { | |
464 | u32 eax, ebx, ecx, edx; | |
465 | ||
466 | CHECK_XFEATURE(xfeature_nr); | |
467 | cpuid_count(XSTATE_CPUID, xfeature_nr, &eax, &ebx, &ecx, &edx); | |
468 | return eax; | |
469 | } | |
470 | ||
471 | /* | |
472 | * 'XSAVES' implies two different things: | |
473 | * 1. saving of supervisor/system state | |
474 | * 2. using the compacted format | |
475 | * | |
476 | * Use this function when dealing with the compacted format so | |
477 | * that it is obvious which aspect of 'XSAVES' is being handled | |
478 | * by the calling code. | |
479 | */ | |
99aa22d0 | 480 | int using_compacted_format(void) |
65ac2e9b | 481 | { |
782511b0 | 482 | return boot_cpu_has(X86_FEATURE_XSAVES); |
65ac2e9b DH |
483 | } |
484 | ||
485 | static void __xstate_dump_leaves(void) | |
486 | { | |
487 | int i; | |
488 | u32 eax, ebx, ecx, edx; | |
489 | static int should_dump = 1; | |
490 | ||
491 | if (!should_dump) | |
492 | return; | |
493 | should_dump = 0; | |
494 | /* | |
495 | * Dump out a few leaves past the ones that we support | |
496 | * just in case there are some goodies up there | |
497 | */ | |
498 | for (i = 0; i < XFEATURE_MAX + 10; i++) { | |
499 | cpuid_count(XSTATE_CPUID, i, &eax, &ebx, &ecx, &edx); | |
500 | pr_warn("CPUID[%02x, %02x]: eax=%08x ebx=%08x ecx=%08x edx=%08x\n", | |
501 | XSTATE_CPUID, i, eax, ebx, ecx, edx); | |
502 | } | |
503 | } | |
504 | ||
505 | #define XSTATE_WARN_ON(x) do { \ | |
506 | if (WARN_ONCE(x, "XSAVE consistency problem, dumping leaves")) { \ | |
507 | __xstate_dump_leaves(); \ | |
508 | } \ | |
509 | } while (0) | |
510 | ||
ef78f2a4 DH |
511 | #define XCHECK_SZ(sz, nr, nr_macro, __struct) do { \ |
512 | if ((nr == nr_macro) && \ | |
513 | WARN_ONCE(sz != sizeof(__struct), \ | |
514 | "%s: struct is %zu bytes, cpu state %d bytes\n", \ | |
515 | __stringify(nr_macro), sizeof(__struct), sz)) { \ | |
516 | __xstate_dump_leaves(); \ | |
517 | } \ | |
518 | } while (0) | |
519 | ||
520 | /* | |
521 | * We have a C struct for each 'xstate'. We need to ensure | |
522 | * that our software representation matches what the CPU | |
523 | * tells us about the state's size. | |
524 | */ | |
525 | static void check_xstate_against_struct(int nr) | |
526 | { | |
527 | /* | |
528 | * Ask the CPU for the size of the state. | |
529 | */ | |
530 | int sz = xfeature_size(nr); | |
531 | /* | |
532 | * Match each CPU state with the corresponding software | |
533 | * structure. | |
534 | */ | |
535 | XCHECK_SZ(sz, nr, XFEATURE_YMM, struct ymmh_struct); | |
536 | XCHECK_SZ(sz, nr, XFEATURE_BNDREGS, struct mpx_bndreg_state); | |
537 | XCHECK_SZ(sz, nr, XFEATURE_BNDCSR, struct mpx_bndcsr_state); | |
538 | XCHECK_SZ(sz, nr, XFEATURE_OPMASK, struct avx_512_opmask_state); | |
539 | XCHECK_SZ(sz, nr, XFEATURE_ZMM_Hi256, struct avx_512_zmm_uppers_state); | |
540 | XCHECK_SZ(sz, nr, XFEATURE_Hi16_ZMM, struct avx_512_hi16_state); | |
c8df4009 | 541 | XCHECK_SZ(sz, nr, XFEATURE_PKRU, struct pkru_state); |
ef78f2a4 DH |
542 | |
543 | /* | |
544 | * Make *SURE* to add any feature numbers in below if | |
545 | * there are "holes" in the xsave state component | |
546 | * numbers. | |
547 | */ | |
548 | if ((nr < XFEATURE_YMM) || | |
1f96b1ef DH |
549 | (nr >= XFEATURE_MAX) || |
550 | (nr == XFEATURE_PT_UNIMPLEMENTED_SO_FAR)) { | |
ef78f2a4 DH |
551 | WARN_ONCE(1, "no structure for xstate: %d\n", nr); |
552 | XSTATE_WARN_ON(1); | |
553 | } | |
554 | } | |
555 | ||
65ac2e9b DH |
556 | /* |
557 | * This essentially double-checks what the cpu told us about | |
558 | * how large the XSAVE buffer needs to be. We are recalculating | |
559 | * it to be safe. | |
560 | */ | |
561 | static void do_extra_xstate_size_checks(void) | |
562 | { | |
563 | int paranoid_xstate_size = FXSAVE_SIZE + XSAVE_HDR_SIZE; | |
564 | int i; | |
565 | ||
566 | for (i = FIRST_EXTENDED_XFEATURE; i < XFEATURE_MAX; i++) { | |
567 | if (!xfeature_enabled(i)) | |
568 | continue; | |
ef78f2a4 DH |
569 | |
570 | check_xstate_against_struct(i); | |
65ac2e9b DH |
571 | /* |
572 | * Supervisor state components can be managed only by | |
573 | * XSAVES, which is compacted-format only. | |
574 | */ | |
575 | if (!using_compacted_format()) | |
576 | XSTATE_WARN_ON(xfeature_is_supervisor(i)); | |
577 | ||
578 | /* Align from the end of the previous feature */ | |
579 | if (xfeature_is_aligned(i)) | |
580 | paranoid_xstate_size = ALIGN(paranoid_xstate_size, 64); | |
581 | /* | |
582 | * The offset of a given state in the non-compacted | |
583 | * format is given to us in a CPUID leaf. We check | |
584 | * them for being ordered (increasing offsets) in | |
585 | * setup_xstate_features(). | |
586 | */ | |
587 | if (!using_compacted_format()) | |
588 | paranoid_xstate_size = xfeature_uncompacted_offset(i); | |
589 | /* | |
590 | * The compacted-format offset always depends on where | |
591 | * the previous state ended. | |
592 | */ | |
593 | paranoid_xstate_size += xfeature_size(i); | |
594 | } | |
bf15a8cf | 595 | XSTATE_WARN_ON(paranoid_xstate_size != fpu_kernel_xstate_size); |
65ac2e9b DH |
596 | } |
597 | ||
a1141e0b | 598 | |
7e7ce87f | 599 | /* |
a1141e0b | 600 | * Get total size of enabled xstates in XCR0/xfeatures_mask. |
65ac2e9b DH |
601 | * |
602 | * Note the SDM's wording here. "sub-function 0" only enumerates | |
603 | * the size of the *user* states. If we use it to size a buffer | |
604 | * that we use 'XSAVES' on, we could potentially overflow the | |
605 | * buffer because 'XSAVES' saves system states too. | |
606 | * | |
607 | * Note that we do not currently set any bits on IA32_XSS so | |
608 | * 'XCR0 | IA32_XSS == XCR0' for now. | |
7e7ce87f | 609 | */ |
a1141e0b | 610 | static unsigned int __init get_xsaves_size(void) |
7e7ce87f FY |
611 | { |
612 | unsigned int eax, ebx, ecx, edx; | |
a1141e0b FY |
613 | /* |
614 | * - CPUID function 0DH, sub-function 1: | |
615 | * EBX enumerates the size (in bytes) required by | |
616 | * the XSAVES instruction for an XSAVE area | |
617 | * containing all the state components | |
618 | * corresponding to bits currently set in | |
619 | * XCR0 | IA32_XSS. | |
620 | */ | |
621 | cpuid_count(XSTATE_CPUID, 1, &eax, &ebx, &ecx, &edx); | |
622 | return ebx; | |
623 | } | |
7e7ce87f | 624 | |
a1141e0b FY |
625 | static unsigned int __init get_xsave_size(void) |
626 | { | |
627 | unsigned int eax, ebx, ecx, edx; | |
628 | /* | |
629 | * - CPUID function 0DH, sub-function 0: | |
630 | * EBX enumerates the size (in bytes) required by | |
631 | * the XSAVE instruction for an XSAVE area | |
632 | * containing all the *user* state components | |
633 | * corresponding to bits currently set in XCR0. | |
634 | */ | |
635 | cpuid_count(XSTATE_CPUID, 0, &eax, &ebx, &ecx, &edx); | |
636 | return ebx; | |
4109ca06 DH |
637 | } |
638 | ||
639 | /* | |
640 | * Will the runtime-enumerated 'xstate_size' fit in the init | |
641 | * task's statically-allocated buffer? | |
642 | */ | |
643 | static bool is_supported_xstate_size(unsigned int test_xstate_size) | |
644 | { | |
645 | if (test_xstate_size <= sizeof(union fpregs_state)) | |
646 | return true; | |
647 | ||
648 | pr_warn("x86/fpu: xstate buffer too small (%zu < %d), disabling xsave\n", | |
649 | sizeof(union fpregs_state), test_xstate_size); | |
650 | return false; | |
651 | } | |
652 | ||
653 | static int init_xstate_size(void) | |
654 | { | |
655 | /* Recompute the context size for enabled features: */ | |
a1141e0b FY |
656 | unsigned int possible_xstate_size; |
657 | unsigned int xsave_size; | |
658 | ||
659 | xsave_size = get_xsave_size(); | |
660 | ||
661 | if (boot_cpu_has(X86_FEATURE_XSAVES)) | |
662 | possible_xstate_size = get_xsaves_size(); | |
663 | else | |
664 | possible_xstate_size = xsave_size; | |
4109ca06 DH |
665 | |
666 | /* Ensure we have the space to store all enabled: */ | |
667 | if (!is_supported_xstate_size(possible_xstate_size)) | |
668 | return -EINVAL; | |
669 | ||
670 | /* | |
671 | * The size is OK, we are definitely going to use xsave, | |
672 | * make it known to the world that we need more space. | |
673 | */ | |
bf15a8cf | 674 | fpu_kernel_xstate_size = possible_xstate_size; |
65ac2e9b | 675 | do_extra_xstate_size_checks(); |
a1141e0b FY |
676 | |
677 | /* | |
678 | * User space is always in standard format. | |
679 | */ | |
680 | fpu_user_xstate_size = xsave_size; | |
4109ca06 DH |
681 | return 0; |
682 | } | |
683 | ||
d91cab78 DH |
684 | /* |
685 | * We enabled the XSAVE hardware, but something went wrong and | |
686 | * we can not use it. Disable it. | |
687 | */ | |
688 | static void fpu__init_disable_system_xstate(void) | |
4109ca06 DH |
689 | { |
690 | xfeatures_mask = 0; | |
691 | cr4_clear_bits(X86_CR4_OSXSAVE); | |
692 | fpu__xstate_clear_all_cpu_caps(); | |
7e7ce87f FY |
693 | } |
694 | ||
dc1e35c6 SS |
695 | /* |
696 | * Enable and initialize the xsave feature. | |
55cc4678 | 697 | * Called once per system bootup. |
dc1e35c6 | 698 | */ |
32231879 | 699 | void __init fpu__init_system_xstate(void) |
dc1e35c6 SS |
700 | { |
701 | unsigned int eax, ebx, ecx, edx; | |
e49a449b | 702 | static int on_boot_cpu __initdata = 1; |
4109ca06 | 703 | int err; |
e97131a8 IM |
704 | |
705 | WARN_ON_FPU(!on_boot_cpu); | |
706 | on_boot_cpu = 0; | |
dc1e35c6 | 707 | |
d366bf7e | 708 | if (!boot_cpu_has(X86_FEATURE_XSAVE)) { |
e9dbfd67 IM |
709 | pr_info("x86/fpu: Legacy x87 FPU detected.\n"); |
710 | return; | |
711 | } | |
712 | ||
ee813d53 | 713 | if (boot_cpu_data.cpuid_level < XSTATE_CPUID) { |
e97131a8 | 714 | WARN_ON_FPU(1); |
ee813d53 RR |
715 | return; |
716 | } | |
717 | ||
718 | cpuid_count(XSTATE_CPUID, 0, &eax, &ebx, &ecx, &edx); | |
614df7fb | 719 | xfeatures_mask = eax + ((u64)edx << 32); |
dc1e35c6 | 720 | |
d91cab78 | 721 | if ((xfeatures_mask & XFEATURE_MASK_FPSSE) != XFEATURE_MASK_FPSSE) { |
ec3ed4a2 DH |
722 | /* |
723 | * This indicates that something really unexpected happened | |
724 | * with the enumeration. Disable XSAVE and try to continue | |
725 | * booting without it. This is too early to BUG(). | |
726 | */ | |
614df7fb | 727 | pr_err("x86/fpu: FP/SSE not present amongst the CPU's xstate features: 0x%llx.\n", xfeatures_mask); |
ec3ed4a2 | 728 | goto out_disable; |
dc1e35c6 SS |
729 | } |
730 | ||
a5fe93a5 | 731 | xfeatures_mask &= fpu__get_supported_xfeatures_mask(); |
97e80a70 | 732 | |
55cc4678 IM |
733 | /* Enable xstate instructions to be able to continue with initialization: */ |
734 | fpu__init_cpu_xstate(); | |
4109ca06 | 735 | err = init_xstate_size(); |
ec3ed4a2 DH |
736 | if (err) |
737 | goto out_disable; | |
dc1e35c6 | 738 | |
91c3dba7 YY |
739 | /* |
740 | * Update info used for ptrace frames; use standard-format size and no | |
741 | * supervisor xstates: | |
742 | */ | |
743 | update_regset_xstate_info(fpu_user_xstate_size, xfeatures_mask & ~XFEATURE_MASK_SUPERVISOR); | |
744 | ||
b992c660 | 745 | fpu__init_prepare_fx_sw_frame(); |
5d2bd700 | 746 | setup_init_fpu_buf(); |
5fd402df | 747 | setup_xstate_comp(); |
996952e0 | 748 | print_xstate_offset_size(); |
dc1e35c6 | 749 | |
b0815359 | 750 | pr_info("x86/fpu: Enabled xstate features 0x%llx, context size is %d bytes, using '%s' format.\n", |
614df7fb | 751 | xfeatures_mask, |
bf15a8cf | 752 | fpu_kernel_xstate_size, |
782511b0 | 753 | boot_cpu_has(X86_FEATURE_XSAVES) ? "compacted" : "standard"); |
ec3ed4a2 DH |
754 | return; |
755 | ||
756 | out_disable: | |
757 | /* something went wrong, try to boot without any XSAVE support */ | |
758 | fpu__init_disable_system_xstate(); | |
dc1e35c6 | 759 | } |
82d4150c | 760 | |
9254aaa0 IM |
761 | /* |
762 | * Restore minimal FPU state after suspend: | |
763 | */ | |
764 | void fpu__resume_cpu(void) | |
765 | { | |
766 | /* | |
767 | * Restore XCR0 on xsave capable CPUs: | |
768 | */ | |
d366bf7e | 769 | if (boot_cpu_has(X86_FEATURE_XSAVE)) |
9254aaa0 IM |
770 | xsetbv(XCR_XFEATURE_ENABLED_MASK, xfeatures_mask); |
771 | } | |
772 | ||
b8b9b6ba DH |
773 | /* |
774 | * Given an xstate feature mask, calculate where in the xsave | |
775 | * buffer the state is. Callers should ensure that the buffer | |
776 | * is valid. | |
777 | * | |
778 | * Note: does not work for compacted buffers. | |
779 | */ | |
780 | void *__raw_xsave_addr(struct xregs_state *xsave, int xstate_feature_mask) | |
781 | { | |
782 | int feature_nr = fls64(xstate_feature_mask) - 1; | |
783 | ||
5060b915 YY |
784 | if (!xfeature_enabled(feature_nr)) { |
785 | WARN_ON_FPU(1); | |
786 | return NULL; | |
787 | } | |
788 | ||
b8b9b6ba DH |
789 | return (void *)xsave + xstate_comp_offsets[feature_nr]; |
790 | } | |
7496d645 FY |
791 | /* |
792 | * Given the xsave area and a state inside, this function returns the | |
793 | * address of the state. | |
794 | * | |
795 | * This is the API that is called to get xstate address in either | |
796 | * standard format or compacted format of xsave area. | |
797 | * | |
0c4109be DH |
798 | * Note that if there is no data for the field in the xsave buffer |
799 | * this will return NULL. | |
800 | * | |
7496d645 | 801 | * Inputs: |
0c4109be DH |
802 | * xstate: the thread's storage area for all FPU data |
803 | * xstate_feature: state which is defined in xsave.h (e.g. | |
d91cab78 | 804 | * XFEATURE_MASK_FP, XFEATURE_MASK_SSE, etc...) |
7496d645 | 805 | * Output: |
0c4109be DH |
806 | * address of the state in the xsave area, or NULL if the |
807 | * field is not present in the xsave buffer. | |
7496d645 | 808 | */ |
0c4109be | 809 | void *get_xsave_addr(struct xregs_state *xsave, int xstate_feature) |
7496d645 | 810 | { |
0c4109be DH |
811 | /* |
812 | * Do we even *have* xsave state? | |
813 | */ | |
814 | if (!boot_cpu_has(X86_FEATURE_XSAVE)) | |
815 | return NULL; | |
816 | ||
0c4109be DH |
817 | /* |
818 | * We should not ever be requesting features that we | |
819 | * have not enabled. Remember that pcntxt_mask is | |
820 | * what we write to the XCR0 register. | |
821 | */ | |
822 | WARN_ONCE(!(xfeatures_mask & xstate_feature), | |
823 | "get of unsupported state"); | |
824 | /* | |
825 | * This assumes the last 'xsave*' instruction to | |
826 | * have requested that 'xstate_feature' be saved. | |
827 | * If it did not, we might be seeing and old value | |
828 | * of the field in the buffer. | |
829 | * | |
830 | * This can happen because the last 'xsave' did not | |
831 | * request that this feature be saved (unlikely) | |
832 | * or because the "init optimization" caused it | |
833 | * to not be saved. | |
834 | */ | |
835 | if (!(xsave->header.xfeatures & xstate_feature)) | |
7496d645 FY |
836 | return NULL; |
837 | ||
b8b9b6ba | 838 | return __raw_xsave_addr(xsave, xstate_feature); |
7496d645 | 839 | } |
ba7b3920 | 840 | EXPORT_SYMBOL_GPL(get_xsave_addr); |
04cd027b DH |
841 | |
842 | /* | |
843 | * This wraps up the common operations that need to occur when retrieving | |
844 | * data from xsave state. It first ensures that the current task was | |
845 | * using the FPU and retrieves the data in to a buffer. It then calculates | |
846 | * the offset of the requested field in the buffer. | |
847 | * | |
848 | * This function is safe to call whether the FPU is in use or not. | |
849 | * | |
850 | * Note that this only works on the current task. | |
851 | * | |
852 | * Inputs: | |
d91cab78 DH |
853 | * @xsave_state: state which is defined in xsave.h (e.g. XFEATURE_MASK_FP, |
854 | * XFEATURE_MASK_SSE, etc...) | |
04cd027b DH |
855 | * Output: |
856 | * address of the state in the xsave area or NULL if the state | |
857 | * is not present or is in its 'init state'. | |
858 | */ | |
859 | const void *get_xsave_field_ptr(int xsave_state) | |
860 | { | |
861 | struct fpu *fpu = ¤t->thread.fpu; | |
862 | ||
863 | if (!fpu->fpstate_active) | |
864 | return NULL; | |
865 | /* | |
866 | * fpu__save() takes the CPU's xstate registers | |
867 | * and saves them off to the 'fpu memory buffer. | |
868 | */ | |
869 | fpu__save(fpu); | |
870 | ||
871 | return get_xsave_addr(&fpu->state.xsave, xsave_state); | |
872 | } | |
b8b9b6ba | 873 | |
e8c24d3a DH |
874 | #ifdef CONFIG_ARCH_HAS_PKEYS |
875 | ||
84594296 DH |
876 | #define NR_VALID_PKRU_BITS (CONFIG_NR_PROTECTION_KEYS * 2) |
877 | #define PKRU_VALID_MASK (NR_VALID_PKRU_BITS - 1) | |
84594296 | 878 | /* |
b79daf85 DH |
879 | * This will go out and modify PKRU register to set the access |
880 | * rights for @pkey to @init_val. | |
84594296 DH |
881 | */ |
882 | int arch_set_user_pkey_access(struct task_struct *tsk, int pkey, | |
883 | unsigned long init_val) | |
884 | { | |
b79daf85 | 885 | u32 old_pkru; |
84594296 DH |
886 | int pkey_shift = (pkey * PKRU_BITS_PER_PKEY); |
887 | u32 new_pkru_bits = 0; | |
888 | ||
84594296 DH |
889 | /* |
890 | * This check implies XSAVE support. OSPKE only gets | |
891 | * set if we enable XSAVE and we enable PKU in XCR0. | |
892 | */ | |
893 | if (!boot_cpu_has(X86_FEATURE_OSPKE)) | |
894 | return -EINVAL; | |
895 | ||
91c3dba7 | 896 | /* Set the bits we need in PKRU: */ |
84594296 DH |
897 | if (init_val & PKEY_DISABLE_ACCESS) |
898 | new_pkru_bits |= PKRU_AD_BIT; | |
899 | if (init_val & PKEY_DISABLE_WRITE) | |
900 | new_pkru_bits |= PKRU_WD_BIT; | |
901 | ||
91c3dba7 | 902 | /* Shift the bits in to the correct place in PKRU for pkey: */ |
84594296 DH |
903 | new_pkru_bits <<= pkey_shift; |
904 | ||
b79daf85 DH |
905 | /* Get old PKRU and mask off any old bits in place: */ |
906 | old_pkru = read_pkru(); | |
907 | old_pkru &= ~((PKRU_AD_BIT|PKRU_WD_BIT) << pkey_shift); | |
84594296 | 908 | |
b79daf85 DH |
909 | /* Write old part along with new part: */ |
910 | write_pkru(old_pkru | new_pkru_bits); | |
91c3dba7 YY |
911 | |
912 | return 0; | |
913 | } | |
e8c24d3a | 914 | #endif /* ! CONFIG_ARCH_HAS_PKEYS */ |
91c3dba7 YY |
915 | |
916 | /* | |
917 | * This is similar to user_regset_copyout(), but will not add offset to | |
918 | * the source data pointer or increment pos, count, kbuf, and ubuf. | |
919 | */ | |
920 | static inline int xstate_copyout(unsigned int pos, unsigned int count, | |
921 | void *kbuf, void __user *ubuf, | |
922 | const void *data, const int start_pos, | |
923 | const int end_pos) | |
924 | { | |
925 | if ((count == 0) || (pos < start_pos)) | |
926 | return 0; | |
927 | ||
928 | if (end_pos < 0 || pos < end_pos) { | |
929 | unsigned int copy = (end_pos < 0 ? count : min(count, end_pos - pos)); | |
930 | ||
931 | if (kbuf) { | |
932 | memcpy(kbuf + pos, data, copy); | |
933 | } else { | |
934 | if (__copy_to_user(ubuf + pos, data, copy)) | |
935 | return -EFAULT; | |
936 | } | |
937 | } | |
938 | return 0; | |
939 | } | |
940 | ||
941 | /* | |
942 | * Convert from kernel XSAVES compacted format to standard format and copy | |
943 | * to a ptrace buffer. It supports partial copy but pos always starts from | |
944 | * zero. This is called from xstateregs_get() and there we check the CPU | |
945 | * has XSAVES. | |
946 | */ | |
947 | int copyout_from_xsaves(unsigned int pos, unsigned int count, void *kbuf, | |
948 | void __user *ubuf, struct xregs_state *xsave) | |
949 | { | |
950 | unsigned int offset, size; | |
951 | int ret, i; | |
952 | struct xstate_header header; | |
953 | ||
954 | /* | |
955 | * Currently copy_regset_to_user() starts from pos 0: | |
956 | */ | |
957 | if (unlikely(pos != 0)) | |
958 | return -EFAULT; | |
959 | ||
960 | /* | |
961 | * The destination is a ptrace buffer; we put in only user xstates: | |
962 | */ | |
963 | memset(&header, 0, sizeof(header)); | |
964 | header.xfeatures = xsave->header.xfeatures; | |
965 | header.xfeatures &= ~XFEATURE_MASK_SUPERVISOR; | |
966 | ||
967 | /* | |
968 | * Copy xregs_state->header: | |
969 | */ | |
970 | offset = offsetof(struct xregs_state, header); | |
971 | size = sizeof(header); | |
972 | ||
973 | ret = xstate_copyout(offset, size, kbuf, ubuf, &header, 0, count); | |
974 | ||
975 | if (ret) | |
976 | return ret; | |
977 | ||
978 | for (i = 0; i < XFEATURE_MAX; i++) { | |
979 | /* | |
980 | * Copy only in-use xstates: | |
981 | */ | |
982 | if ((header.xfeatures >> i) & 1) { | |
983 | void *src = __raw_xsave_addr(xsave, 1 << i); | |
984 | ||
985 | offset = xstate_offsets[i]; | |
986 | size = xstate_sizes[i]; | |
987 | ||
988 | ret = xstate_copyout(offset, size, kbuf, ubuf, src, 0, count); | |
989 | ||
990 | if (ret) | |
991 | return ret; | |
992 | ||
993 | if (offset + size >= count) | |
994 | break; | |
995 | } | |
996 | ||
997 | } | |
998 | ||
999 | /* | |
1000 | * Fill xsave->i387.sw_reserved value for ptrace frame: | |
1001 | */ | |
1002 | offset = offsetof(struct fxregs_state, sw_reserved); | |
1003 | size = sizeof(xstate_fx_sw_bytes); | |
1004 | ||
1005 | ret = xstate_copyout(offset, size, kbuf, ubuf, xstate_fx_sw_bytes, 0, count); | |
1006 | ||
1007 | if (ret) | |
1008 | return ret; | |
1009 | ||
1010 | return 0; | |
1011 | } | |
1012 | ||
1013 | /* | |
1014 | * Convert from a ptrace standard-format buffer to kernel XSAVES format | |
1015 | * and copy to the target thread. This is called from xstateregs_set() and | |
1016 | * there we check the CPU has XSAVES and a whole standard-sized buffer | |
1017 | * exists. | |
1018 | */ | |
1019 | int copyin_to_xsaves(const void *kbuf, const void __user *ubuf, | |
1020 | struct xregs_state *xsave) | |
1021 | { | |
1022 | unsigned int offset, size; | |
1023 | int i; | |
1024 | u64 xfeatures; | |
1025 | u64 allowed_features; | |
1026 | ||
1027 | offset = offsetof(struct xregs_state, header); | |
1028 | size = sizeof(xfeatures); | |
1029 | ||
1030 | if (kbuf) { | |
1031 | memcpy(&xfeatures, kbuf + offset, size); | |
1032 | } else { | |
1033 | if (__copy_from_user(&xfeatures, ubuf + offset, size)) | |
1034 | return -EFAULT; | |
1035 | } | |
1036 | ||
1037 | /* | |
1038 | * Reject if the user sets any disabled or supervisor features: | |
1039 | */ | |
1040 | allowed_features = xfeatures_mask & ~XFEATURE_MASK_SUPERVISOR; | |
1041 | ||
1042 | if (xfeatures & ~allowed_features) | |
1043 | return -EINVAL; | |
1044 | ||
1045 | for (i = 0; i < XFEATURE_MAX; i++) { | |
1046 | u64 mask = ((u64)1 << i); | |
1047 | ||
1048 | if (xfeatures & mask) { | |
1049 | void *dst = __raw_xsave_addr(xsave, 1 << i); | |
1050 | ||
1051 | offset = xstate_offsets[i]; | |
1052 | size = xstate_sizes[i]; | |
1053 | ||
1054 | if (kbuf) { | |
1055 | memcpy(dst, kbuf + offset, size); | |
1056 | } else { | |
1057 | if (__copy_from_user(dst, ubuf + offset, size)) | |
1058 | return -EFAULT; | |
1059 | } | |
1060 | } | |
1061 | } | |
1062 | ||
1063 | /* | |
1064 | * The state that came in from userspace was user-state only. | |
1065 | * Mask all the user states out of 'xfeatures': | |
1066 | */ | |
1067 | xsave->header.xfeatures &= XFEATURE_MASK_SUPERVISOR; | |
1068 | ||
1069 | /* | |
1070 | * Add back in the features that came in from userspace: | |
1071 | */ | |
1072 | xsave->header.xfeatures |= xfeatures; | |
84594296 DH |
1073 | |
1074 | return 0; | |
1075 | } |