]> git.ipfire.org Git - people/ms/linux.git/blame - arch/x86/kernel/xsave.c
x86/fpu: Avoid math_state_restore() without used_math() in __restore_xstate_sig()
[people/ms/linux.git] / arch / x86 / kernel / xsave.c
CommitLineData
dc1e35c6
SS
1/*
2 * xsave/xrstor support.
3 *
4 * Author: Suresh Siddha <suresh.b.siddha@intel.com>
5 */
c767a54b
JP
6
7#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
8
dc1e35c6
SS
9#include <linux/bootmem.h>
10#include <linux/compat.h>
7e7ce87f 11#include <linux/cpu.h>
dc1e35c6 12#include <asm/i387.h>
1361b83a 13#include <asm/fpu-internal.h>
72a671ce 14#include <asm/sigframe.h>
6152e4b1 15#include <asm/xcr.h>
dc1e35c6
SS
16
17/*
18 * Supported feature mask by the CPU and the kernel.
19 */
6152e4b1 20u64 pcntxt_mask;
dc1e35c6 21
45c2d7f4
RR
22/*
23 * Represents init state for the supported extended state.
24 */
304bceda 25struct xsave_struct *init_xstate_buf;
45c2d7f4 26
72a671ce 27static struct _fpx_sw_bytes fx_sw_reserved, fx_sw_reserved_ia32;
7e7ce87f 28static unsigned int *xstate_offsets, *xstate_sizes;
8ff925e1 29static unsigned int xstate_comp_offsets[sizeof(pcntxt_mask)*8];
7e7ce87f 30static unsigned int xstate_features;
a1488f8b 31
29104e10
SS
32/*
33 * If a processor implementation discern that a processor state component is
34 * in its initialized state it may modify the corresponding bit in the
35 * xsave_hdr.xstate_bv as '0', with out modifying the corresponding memory
36 * layout in the case of xsaveopt. While presenting the xstate information to
37 * the user, we always ensure that the memory layout of a feature will be in
38 * the init state if the corresponding header bit is zero. This is to ensure
39 * that the user doesn't see some stale state in the memory layout during
40 * signal handling, debugging etc.
41 */
42void __sanitize_i387_state(struct task_struct *tsk)
43{
29104e10 44 struct i387_fxsave_struct *fx = &tsk->thread.fpu.state->fxsave;
72a671ce
SS
45 int feature_bit = 0x2;
46 u64 xstate_bv;
29104e10
SS
47
48 if (!fx)
49 return;
50
29104e10
SS
51 xstate_bv = tsk->thread.fpu.state->xsave.xsave_hdr.xstate_bv;
52
53 /*
54 * None of the feature bits are in init state. So nothing else
0d2eb44f 55 * to do for us, as the memory layout is up to date.
29104e10
SS
56 */
57 if ((xstate_bv & pcntxt_mask) == pcntxt_mask)
58 return;
59
60 /*
61 * FP is in init state
62 */
63 if (!(xstate_bv & XSTATE_FP)) {
64 fx->cwd = 0x37f;
65 fx->swd = 0;
66 fx->twd = 0;
67 fx->fop = 0;
68 fx->rip = 0;
69 fx->rdp = 0;
70 memset(&fx->st_space[0], 0, 128);
71 }
72
73 /*
74 * SSE is in init state
75 */
76 if (!(xstate_bv & XSTATE_SSE))
77 memset(&fx->xmm_space[0], 0, 256);
78
79 xstate_bv = (pcntxt_mask & ~xstate_bv) >> 2;
80
81 /*
82 * Update all the other memory layouts for which the corresponding
83 * header bit is in the init state.
84 */
85 while (xstate_bv) {
86 if (xstate_bv & 0x1) {
87 int offset = xstate_offsets[feature_bit];
88 int size = xstate_sizes[feature_bit];
89
90 memcpy(((void *) fx) + offset,
91 ((void *) init_xstate_buf) + offset,
92 size);
93 }
94
95 xstate_bv >>= 1;
96 feature_bit++;
97 }
98}
99
c37b5efe
SS
100/*
101 * Check for the presence of extended state information in the
102 * user fpstate pointer in the sigcontext.
103 */
72a671ce
SS
104static inline int check_for_xstate(struct i387_fxsave_struct __user *buf,
105 void __user *fpstate,
106 struct _fpx_sw_bytes *fx_sw)
c37b5efe
SS
107{
108 int min_xstate_size = sizeof(struct i387_fxsave_struct) +
109 sizeof(struct xsave_hdr_struct);
110 unsigned int magic2;
c37b5efe 111
72a671ce
SS
112 if (__copy_from_user(fx_sw, &buf->sw_reserved[0], sizeof(*fx_sw)))
113 return -1;
c37b5efe 114
72a671ce
SS
115 /* Check for the first magic field and other error scenarios. */
116 if (fx_sw->magic1 != FP_XSTATE_MAGIC1 ||
117 fx_sw->xstate_size < min_xstate_size ||
118 fx_sw->xstate_size > xstate_size ||
119 fx_sw->xstate_size > fx_sw->extended_size)
120 return -1;
c37b5efe 121
c37b5efe
SS
122 /*
123 * Check for the presence of second magic word at the end of memory
124 * layout. This detects the case where the user just copied the legacy
125 * fpstate layout with out copying the extended state information
126 * in the memory layout.
127 */
72a671ce
SS
128 if (__get_user(magic2, (__u32 __user *)(fpstate + fx_sw->xstate_size))
129 || magic2 != FP_XSTATE_MAGIC2)
130 return -1;
c37b5efe
SS
131
132 return 0;
133}
134
ab513701
SS
135/*
136 * Signal frame handlers.
137 */
72a671ce
SS
138static inline int save_fsave_header(struct task_struct *tsk, void __user *buf)
139{
140 if (use_fxsr()) {
141 struct xsave_struct *xsave = &tsk->thread.fpu.state->xsave;
142 struct user_i387_ia32_struct env;
143 struct _fpstate_ia32 __user *fp = buf;
ab513701 144
72a671ce
SS
145 convert_from_fxsr(&env, tsk);
146
147 if (__copy_to_user(buf, &env, sizeof(env)) ||
148 __put_user(xsave->i387.swd, &fp->status) ||
149 __put_user(X86_FXSR_MAGIC, &fp->magic))
150 return -1;
151 } else {
152 struct i387_fsave_struct __user *fp = buf;
153 u32 swd;
154 if (__get_user(swd, &fp->swd) || __put_user(swd, &fp->status))
155 return -1;
156 }
157
158 return 0;
159}
160
161static inline int save_xstate_epilog(void __user *buf, int ia32_frame)
ab513701 162{
72a671ce
SS
163 struct xsave_struct __user *x = buf;
164 struct _fpx_sw_bytes *sw_bytes;
165 u32 xstate_bv;
166 int err;
ab513701 167
72a671ce
SS
168 /* Setup the bytes not touched by the [f]xsave and reserved for SW. */
169 sw_bytes = ia32_frame ? &fx_sw_reserved_ia32 : &fx_sw_reserved;
170 err = __copy_to_user(&x->i387.sw_reserved, sw_bytes, sizeof(*sw_bytes));
ab513701 171
72a671ce
SS
172 if (!use_xsave())
173 return err;
ab513701 174
72a671ce 175 err |= __put_user(FP_XSTATE_MAGIC2, (__u32 *)(buf + xstate_size));
ab513701 176
72a671ce
SS
177 /*
178 * Read the xstate_bv which we copied (directly from the cpu or
179 * from the state in task struct) to the user buffers.
180 */
181 err |= __get_user(xstate_bv, (__u32 *)&x->xsave_hdr.xstate_bv);
06c38d5e 182
72a671ce
SS
183 /*
184 * For legacy compatible, we always set FP/SSE bits in the bit
185 * vector while saving the state to the user context. This will
186 * enable us capturing any changes(during sigreturn) to
187 * the FP/SSE bits by the legacy applications which don't touch
188 * xstate_bv in the xsave header.
189 *
190 * xsave aware apps can change the xstate_bv in the xsave
191 * header as well as change any contents in the memory layout.
192 * xrestore as part of sigreturn will capture all the changes.
193 */
194 xstate_bv |= XSTATE_FPSSE;
c37b5efe 195
72a671ce
SS
196 err |= __put_user(xstate_bv, (__u32 *)&x->xsave_hdr.xstate_bv);
197
198 return err;
199}
200
201static inline int save_user_xstate(struct xsave_struct __user *buf)
202{
203 int err;
204
205 if (use_xsave())
206 err = xsave_user(buf);
207 else if (use_fxsr())
208 err = fxsave_user((struct i387_fxsave_struct __user *) buf);
209 else
210 err = fsave_user((struct i387_fsave_struct __user *) buf);
211
212 if (unlikely(err) && __clear_user(buf, xstate_size))
213 err = -EFAULT;
214 return err;
215}
216
217/*
218 * Save the fpu, extended register state to the user signal frame.
219 *
220 * 'buf_fx' is the 64-byte aligned pointer at which the [f|fx|x]save
221 * state is copied.
222 * 'buf' points to the 'buf_fx' or to the fsave header followed by 'buf_fx'.
223 *
224 * buf == buf_fx for 64-bit frames and 32-bit fsave frame.
225 * buf != buf_fx for 32-bit frames with fxstate.
226 *
227 * If the fpu, extended register state is live, save the state directly
228 * to the user frame pointed by the aligned pointer 'buf_fx'. Otherwise,
229 * copy the thread's fpu state to the user frame starting at 'buf_fx'.
230 *
231 * If this is a 32-bit frame with fxstate, put a fsave header before
232 * the aligned state at 'buf_fx'.
233 *
234 * For [f]xsave state, update the SW reserved fields in the [f]xsave frame
235 * indicating the absence/presence of the extended state to the user.
236 */
237int save_xstate_sig(void __user *buf, void __user *buf_fx, int size)
238{
239 struct xsave_struct *xsave = &current->thread.fpu.state->xsave;
240 struct task_struct *tsk = current;
241 int ia32_fxstate = (buf != buf_fx);
242
243 ia32_fxstate &= (config_enabled(CONFIG_X86_32) ||
244 config_enabled(CONFIG_IA32_EMULATION));
245
246 if (!access_ok(VERIFY_WRITE, buf, size))
247 return -EACCES;
248
60e019eb 249 if (!static_cpu_has(X86_FEATURE_FPU))
72a671ce
SS
250 return fpregs_soft_get(current, NULL, 0,
251 sizeof(struct user_i387_ia32_struct), NULL,
252 (struct _fpstate_ia32 __user *) buf) ? -1 : 1;
253
254 if (user_has_fpu()) {
255 /* Save the live register state to the user directly. */
256 if (save_user_xstate(buf_fx))
257 return -1;
258 /* Update the thread's fxstate to save the fsave header. */
259 if (ia32_fxstate)
260 fpu_fxsave(&tsk->thread.fpu);
ab513701 261 } else {
29104e10 262 sanitize_i387_state(tsk);
72a671ce 263 if (__copy_to_user(buf_fx, xsave, xstate_size))
ab513701
SS
264 return -1;
265 }
c37b5efe 266
72a671ce
SS
267 /* Save the fsave header for the 32-bit frames. */
268 if ((ia32_fxstate || !use_fxsr()) && save_fsave_header(tsk, buf))
269 return -1;
06c38d5e 270
72a671ce
SS
271 if (use_fxsr() && save_xstate_epilog(buf_fx, ia32_fxstate))
272 return -1;
273
72a671ce
SS
274 return 0;
275}
c37b5efe 276
72a671ce
SS
277static inline void
278sanitize_restored_xstate(struct task_struct *tsk,
279 struct user_i387_ia32_struct *ia32_env,
280 u64 xstate_bv, int fx_only)
281{
282 struct xsave_struct *xsave = &tsk->thread.fpu.state->xsave;
283 struct xsave_hdr_struct *xsave_hdr = &xsave->xsave_hdr;
c37b5efe 284
72a671ce
SS
285 if (use_xsave()) {
286 /* These bits must be zero. */
7e7ce87f 287 memset(xsave_hdr->reserved, 0, 48);
04944b79
SS
288
289 /*
72a671ce
SS
290 * Init the state that is not present in the memory
291 * layout and not enabled by the OS.
04944b79 292 */
72a671ce
SS
293 if (fx_only)
294 xsave_hdr->xstate_bv = XSTATE_FPSSE;
295 else
296 xsave_hdr->xstate_bv &= (pcntxt_mask & xstate_bv);
297 }
04944b79 298
72a671ce 299 if (use_fxsr()) {
04944b79 300 /*
72a671ce
SS
301 * mscsr reserved bits must be masked to zero for security
302 * reasons.
04944b79 303 */
72a671ce 304 xsave->i387.mxcsr &= mxcsr_feature_mask;
04944b79 305
72a671ce 306 convert_to_fxsr(tsk, ia32_env);
c37b5efe 307 }
ab513701
SS
308}
309
c37b5efe 310/*
72a671ce 311 * Restore the extended state if present. Otherwise, restore the FP/SSE state.
c37b5efe 312 */
72a671ce 313static inline int restore_user_xstate(void __user *buf, u64 xbv, int fx_only)
c37b5efe 314{
72a671ce
SS
315 if (use_xsave()) {
316 if ((unsigned long)buf % 64 || fx_only) {
317 u64 init_bv = pcntxt_mask & ~XSTATE_FPSSE;
318 xrstor_state(init_xstate_buf, init_bv);
e139e955 319 return fxrstor_user(buf);
72a671ce
SS
320 } else {
321 u64 init_bv = pcntxt_mask & ~xbv;
322 if (unlikely(init_bv))
323 xrstor_state(init_xstate_buf, init_bv);
324 return xrestore_user(buf, xbv);
325 }
326 } else if (use_fxsr()) {
e139e955 327 return fxrstor_user(buf);
72a671ce 328 } else
e139e955 329 return frstor_user(buf);
c37b5efe
SS
330}
331
72a671ce 332int __restore_xstate_sig(void __user *buf, void __user *buf_fx, int size)
ab513701 333{
72a671ce 334 int ia32_fxstate = (buf != buf_fx);
ab513701 335 struct task_struct *tsk = current;
72a671ce
SS
336 int state_size = xstate_size;
337 u64 xstate_bv = 0;
338 int fx_only = 0;
339
340 ia32_fxstate &= (config_enabled(CONFIG_X86_32) ||
341 config_enabled(CONFIG_IA32_EMULATION));
ab513701
SS
342
343 if (!buf) {
304bceda 344 drop_init_fpu(tsk);
ab513701 345 return 0;
72a671ce
SS
346 }
347
348 if (!access_ok(VERIFY_READ, buf, size))
349 return -EACCES;
350
351 if (!used_math() && init_fpu(tsk))
352 return -1;
ab513701 353
60e019eb 354 if (!static_cpu_has(X86_FEATURE_FPU))
72a671ce
SS
355 return fpregs_soft_set(current, NULL,
356 0, sizeof(struct user_i387_ia32_struct),
357 NULL, buf) != 0;
ab513701 358
72a671ce
SS
359 if (use_xsave()) {
360 struct _fpx_sw_bytes fx_sw_user;
361 if (unlikely(check_for_xstate(buf_fx, buf_fx, &fx_sw_user))) {
362 /*
363 * Couldn't find the extended state information in the
364 * memory layout. Restore just the FP/SSE and init all
365 * the other extended state.
366 */
367 state_size = sizeof(struct i387_fxsave_struct);
368 fx_only = 1;
369 } else {
370 state_size = fx_sw_user.xstate_size;
371 xstate_bv = fx_sw_user.xstate_bv;
372 }
373 }
374
375 if (ia32_fxstate) {
376 /*
377 * For 32-bit frames with fxstate, copy the user state to the
378 * thread's fpu state, reconstruct fxstate from the fsave
379 * header. Sanitize the copied state etc.
380 */
4e412065 381 struct fpu *fpu = &tsk->thread.fpu;
72a671ce 382 struct user_i387_ia32_struct env;
304bceda 383 int err = 0;
72a671ce 384
304bceda
SS
385 /*
386 * Drop the current fpu which clears used_math(). This ensures
387 * that any context-switch during the copy of the new state,
388 * avoids the intermediate state from getting restored/saved.
389 * Thus avoiding the new restored state from getting corrupted.
390 * We will be ready to restore/save the state only after
391 * set_used_math() is again set.
392 */
e9625917 393 drop_fpu(tsk);
72a671ce 394
4e412065 395 if (__copy_from_user(&fpu->state->xsave, buf_fx, state_size) ||
304bceda 396 __copy_from_user(&env, buf, sizeof(env))) {
4e412065 397 fpu_finit(fpu);
304bceda
SS
398 err = -1;
399 } else {
400 sanitize_restored_xstate(tsk, &env, xstate_bv, fx_only);
304bceda 401 }
72a671ce 402
4e412065 403 set_used_math();
df24fb85
ON
404 if (use_eager_fpu()) {
405 preempt_disable();
304bceda 406 math_state_restore();
df24fb85
ON
407 preempt_enable();
408 }
304bceda
SS
409
410 return err;
72a671ce 411 } else {
ab513701 412 /*
72a671ce
SS
413 * For 64-bit frames and 32-bit fsave frames, restore the user
414 * state to the registers directly (with exceptions handled).
ab513701 415 */
72a671ce
SS
416 user_fpu_begin();
417 if (restore_user_xstate(buf_fx, xstate_bv, fx_only)) {
304bceda 418 drop_init_fpu(tsk);
72a671ce
SS
419 return -1;
420 }
ab513701 421 }
72a671ce
SS
422
423 return 0;
ab513701 424}
ab513701 425
c37b5efe
SS
426/*
427 * Prepare the SW reserved portion of the fxsave memory layout, indicating
428 * the presence of the extended state information in the memory layout
429 * pointed by the fpstate pointer in the sigcontext.
430 * This will be saved when ever the FP and extended state context is
431 * saved on the user stack during the signal handler delivery to the user.
432 */
8bcad30f 433static void prepare_fx_sw_frame(void)
c37b5efe 434{
72a671ce
SS
435 int fsave_header_size = sizeof(struct i387_fsave_struct);
436 int size = xstate_size + FP_XSTATE_MAGIC2_SIZE;
c37b5efe 437
72a671ce
SS
438 if (config_enabled(CONFIG_X86_32))
439 size += fsave_header_size;
c37b5efe
SS
440
441 fx_sw_reserved.magic1 = FP_XSTATE_MAGIC1;
72a671ce 442 fx_sw_reserved.extended_size = size;
6152e4b1 443 fx_sw_reserved.xstate_bv = pcntxt_mask;
c37b5efe 444 fx_sw_reserved.xstate_size = xstate_size;
c37b5efe 445
72a671ce
SS
446 if (config_enabled(CONFIG_IA32_EMULATION)) {
447 fx_sw_reserved_ia32 = fx_sw_reserved;
448 fx_sw_reserved_ia32.extended_size += fsave_header_size;
449 }
450}
3c1c7f10 451
dc1e35c6
SS
452/*
453 * Enable the extended processor state save/restore feature
454 */
1cff92d8 455static inline void xstate_enable(void)
dc1e35c6 456{
dc1e35c6 457 set_in_cr4(X86_CR4_OSXSAVE);
6152e4b1 458 xsetbv(XCR_XFEATURE_ENABLED_MASK, pcntxt_mask);
dc1e35c6
SS
459}
460
a1488f8b
SS
461/*
462 * Record the offsets and sizes of different state managed by the xsave
463 * memory layout.
464 */
4995b9db 465static void __init setup_xstate_features(void)
a1488f8b
SS
466{
467 int eax, ebx, ecx, edx, leaf = 0x2;
468
469 xstate_features = fls64(pcntxt_mask);
470 xstate_offsets = alloc_bootmem(xstate_features * sizeof(int));
471 xstate_sizes = alloc_bootmem(xstate_features * sizeof(int));
472
473 do {
ee813d53 474 cpuid_count(XSTATE_CPUID, leaf, &eax, &ebx, &ecx, &edx);
a1488f8b
SS
475
476 if (eax == 0)
477 break;
478
479 xstate_offsets[leaf] = ebx;
480 xstate_sizes[leaf] = eax;
481
482 leaf++;
483 } while (1);
484}
485
7496d645
FY
486/*
487 * This function sets up offsets and sizes of all extended states in
488 * xsave area. This supports both standard format and compacted format
489 * of the xsave aread.
490 *
491 * Input: void
492 * Output: void
493 */
494void setup_xstate_comp(void)
495{
8ff925e1 496 unsigned int xstate_comp_sizes[sizeof(pcntxt_mask)*8];
7496d645
FY
497 int i;
498
8ff925e1
FY
499 /*
500 * The FP xstates and SSE xstates are legacy states. They are always
501 * in the fixed offsets in the xsave area in either compacted form
502 * or standard form.
503 */
504 xstate_comp_offsets[0] = 0;
505 xstate_comp_offsets[1] = offsetof(struct i387_fxsave_struct, xmm_space);
7496d645
FY
506
507 if (!cpu_has_xsaves) {
508 for (i = 2; i < xstate_features; i++) {
509 if (test_bit(i, (unsigned long *)&pcntxt_mask)) {
510 xstate_comp_offsets[i] = xstate_offsets[i];
511 xstate_comp_sizes[i] = xstate_sizes[i];
512 }
513 }
514 return;
515 }
516
517 xstate_comp_offsets[2] = FXSAVE_SIZE + XSAVE_HDR_SIZE;
518
519 for (i = 2; i < xstate_features; i++) {
520 if (test_bit(i, (unsigned long *)&pcntxt_mask))
521 xstate_comp_sizes[i] = xstate_sizes[i];
522 else
523 xstate_comp_sizes[i] = 0;
524
525 if (i > 2)
526 xstate_comp_offsets[i] = xstate_comp_offsets[i-1]
527 + xstate_comp_sizes[i-1];
528
529 }
530}
531
dc1e35c6
SS
532/*
533 * setup the xstate image representing the init state
534 */
5d2bd700 535static void __init setup_init_fpu_buf(void)
dc1e35c6 536{
29104e10
SS
537 /*
538 * Setup init_xstate_buf to represent the init state of
539 * all the features managed by the xsave
540 */
10340ae1
SS
541 init_xstate_buf = alloc_bootmem_align(xstate_size,
542 __alignof__(struct xsave_struct));
5d2bd700
SS
543 fx_finit(&init_xstate_buf->i387);
544
545 if (!cpu_has_xsave)
546 return;
547
548 setup_xstate_features();
a1488f8b 549
47c2f292
FY
550 if (cpu_has_xsaves) {
551 init_xstate_buf->xsave_hdr.xcomp_bv =
552 (u64)1 << 63 | pcntxt_mask;
553 init_xstate_buf->xsave_hdr.xstate_bv = pcntxt_mask;
554 }
555
29104e10
SS
556 /*
557 * Init all the features state with header_bv being 0x0
558 */
47c2f292 559 xrstor_state_booting(init_xstate_buf, -1);
29104e10
SS
560 /*
561 * Dump the init state again. This is to identify the init state
562 * of any feature which is not represented by all zero's.
563 */
47c2f292 564 xsave_state_booting(init_xstate_buf, -1);
dc1e35c6
SS
565}
566
e0022981 567static enum { AUTO, ENABLE, DISABLE } eagerfpu = AUTO;
5d2bd700
SS
568static int __init eager_fpu_setup(char *s)
569{
570 if (!strcmp(s, "on"))
e0022981 571 eagerfpu = ENABLE;
5d2bd700 572 else if (!strcmp(s, "off"))
e0022981
SS
573 eagerfpu = DISABLE;
574 else if (!strcmp(s, "auto"))
575 eagerfpu = AUTO;
5d2bd700
SS
576 return 1;
577}
578__setup("eagerfpu=", eager_fpu_setup);
579
7e7ce87f
FY
580
581/*
582 * Calculate total size of enabled xstates in XCR0/pcntxt_mask.
583 */
584static void __init init_xstate_size(void)
585{
586 unsigned int eax, ebx, ecx, edx;
587 int i;
588
589 if (!cpu_has_xsaves) {
590 cpuid_count(XSTATE_CPUID, 0, &eax, &ebx, &ecx, &edx);
591 xstate_size = ebx;
592 return;
593 }
594
595 xstate_size = FXSAVE_SIZE + XSAVE_HDR_SIZE;
596 for (i = 2; i < 64; i++) {
597 if (test_bit(i, (unsigned long *)&pcntxt_mask)) {
598 cpuid_count(XSTATE_CPUID, i, &eax, &ebx, &ecx, &edx);
599 xstate_size += eax;
600 }
601 }
602}
603
dc1e35c6
SS
604/*
605 * Enable and initialize the xsave feature.
606 */
1cff92d8 607static void __init xstate_enable_boot_cpu(void)
dc1e35c6
SS
608{
609 unsigned int eax, ebx, ecx, edx;
610
ee813d53
RR
611 if (boot_cpu_data.cpuid_level < XSTATE_CPUID) {
612 WARN(1, KERN_ERR "XSTATE_CPUID missing\n");
613 return;
614 }
615
616 cpuid_count(XSTATE_CPUID, 0, &eax, &ebx, &ecx, &edx);
6152e4b1 617 pcntxt_mask = eax + ((u64)edx << 32);
dc1e35c6 618
6152e4b1 619 if ((pcntxt_mask & XSTATE_FPSSE) != XSTATE_FPSSE) {
c767a54b 620 pr_err("FP/SSE not shown under xsave features 0x%llx\n",
6152e4b1 621 pcntxt_mask);
dc1e35c6
SS
622 BUG();
623 }
624
625 /*
a30469e7 626 * Support only the state known to OS.
dc1e35c6 627 */
6152e4b1 628 pcntxt_mask = pcntxt_mask & XCNTXT_MASK;
97e80a70 629
1cff92d8 630 xstate_enable();
dc1e35c6
SS
631
632 /*
633 * Recompute the context size for enabled features
634 */
7e7ce87f 635 init_xstate_size();
dc1e35c6 636
5b3efd50 637 update_regset_xstate_info(xstate_size, pcntxt_mask);
c37b5efe 638 prepare_fx_sw_frame();
5d2bd700 639 setup_init_fpu_buf();
dc1e35c6 640
e0022981
SS
641 /* Auto enable eagerfpu for xsaveopt */
642 if (cpu_has_xsaveopt && eagerfpu != DISABLE)
643 eagerfpu = ENABLE;
212b0212 644
e7d820a5
QR
645 if (pcntxt_mask & XSTATE_EAGER) {
646 if (eagerfpu == DISABLE) {
647 pr_err("eagerfpu not present, disabling some xstate features: 0x%llx\n",
648 pcntxt_mask & XSTATE_EAGER);
649 pcntxt_mask &= ~XSTATE_EAGER;
650 } else {
651 eagerfpu = ENABLE;
652 }
653 }
654
7e7ce87f
FY
655 pr_info("enabled xstate_bv 0x%llx, cntxt size 0x%x using %s\n",
656 pcntxt_mask, xstate_size,
657 cpu_has_xsaves ? "compacted form" : "standard form");
dc1e35c6 658}
82d4150c 659
1cff92d8
PA
660/*
661 * For the very first instance, this calls xstate_enable_boot_cpu();
662 * for all subsequent instances, this calls xstate_enable().
663 *
664 * This is somewhat obfuscated due to the lack of powerful enough
665 * overrides for the section checks.
666 */
148f9bb8 667void xsave_init(void)
82d4150c 668{
1cff92d8
PA
669 static __refdata void (*next_func)(void) = xstate_enable_boot_cpu;
670 void (*this_func)(void);
671
0e49bf66
RR
672 if (!cpu_has_xsave)
673 return;
674
1cff92d8 675 this_func = next_func;
5d2bd700 676 next_func = xstate_enable;
1cff92d8 677 this_func();
82d4150c 678}
5d2bd700
SS
679
680static inline void __init eager_fpu_init_bp(void)
681{
682 current->thread.fpu.state =
683 alloc_bootmem_align(xstate_size, __alignof__(struct xsave_struct));
684 if (!init_xstate_buf)
685 setup_init_fpu_buf();
686}
687
148f9bb8 688void eager_fpu_init(void)
5d2bd700
SS
689{
690 static __refdata void (*boot_func)(void) = eager_fpu_init_bp;
691
692 clear_used_math();
693 current_thread_info()->status = 0;
e0022981
SS
694
695 if (eagerfpu == ENABLE)
696 setup_force_cpu_cap(X86_FEATURE_EAGER_FPU);
697
5d2bd700
SS
698 if (!cpu_has_eager_fpu) {
699 stts();
700 return;
701 }
702
703 if (boot_func) {
704 boot_func();
705 boot_func = NULL;
706 }
707
708 /*
709 * This is same as math_state_restore(). But use_xsave() is
710 * not yet patched to use math_state_restore().
711 */
712 init_fpu(current);
713 __thread_fpu_begin(current);
714 if (cpu_has_xsave)
715 xrstor_state(init_xstate_buf, -1);
716 else
717 fxrstor_checking(&init_xstate_buf->i387);
718}
7496d645
FY
719
720/*
721 * Given the xsave area and a state inside, this function returns the
722 * address of the state.
723 *
724 * This is the API that is called to get xstate address in either
725 * standard format or compacted format of xsave area.
726 *
727 * Inputs:
728 * xsave: base address of the xsave area;
729 * xstate: state which is defined in xsave.h (e.g. XSTATE_FP, XSTATE_SSE,
730 * etc.)
731 * Output:
732 * address of the state in the xsave area.
733 */
734void *get_xsave_addr(struct xsave_struct *xsave, int xstate)
735{
736 int feature = fls64(xstate) - 1;
737 if (!test_bit(feature, (unsigned long *)&pcntxt_mask))
738 return NULL;
739
740 return (void *)xsave + xstate_comp_offsets[feature];
741}
ba7b3920 742EXPORT_SYMBOL_GPL(get_xsave_addr);