]> git.ipfire.org Git - thirdparty/u-boot.git/blame - board/BuR/common/common.c
board/BuR/common: prepare for compiling common into non AM33XX boards
[thirdparty/u-boot.git] / board / BuR / common / common.c
CommitLineData
83d290c5 1// SPDX-License-Identifier: GPL-2.0+
893c04e1
HP
2/*
3 * common.c
4 *
5 * common board functions for B&R boards
6 *
4c302b9a 7 * Copyright (C) 2013 Hannes Schmelzer <oe5hpm@oevsv.at>
893c04e1
HP
8 * Bernecker & Rainer Industrieelektronik GmbH - http://www.br-automation.com
9 *
893c04e1 10 */
fbd5aeda 11#include <version.h>
893c04e1 12#include <common.h>
ad6be25c 13#include <fdtdec.h>
893c04e1 14#include <i2c.h>
fbd5aeda 15#include <lcd.h>
893c04e1
HP
16#include "bur_common.h"
17
fbd5aeda
HP
18DECLARE_GLOBAL_DATA_PTR;
19
893c04e1 20/* --------------------------------------------------------------------------*/
fbd5aeda
HP
21#if defined(CONFIG_LCD) && defined(CONFIG_AM335X_LCD) && \
22 !defined(CONFIG_SPL_BUILD)
ad6be25c
HS
23#include <asm/arch/hardware.h>
24#include <asm/arch/cpu.h>
25#include <asm/gpio.h>
26#include <power/tps65217.h>
27#include "../../../drivers/video/am335x-fb.h"
28
99f72472
HP
29void lcdbacklight(int on)
30{
bfebc8c9
SG
31 unsigned int driver = env_get_ulong("ds1_bright_drv", 16, 0UL);
32 unsigned int bright = env_get_ulong("ds1_bright_def", 10, 50);
33 unsigned int pwmfrq = env_get_ulong("ds1_pwmfreq", 10, ~0UL);
99f72472 34 unsigned int tmp;
9b63ba37 35 struct gptimer *timerhw;
99f72472
HP
36
37 if (on)
38 bright = bright != ~0UL ? bright : 50;
39 else
40 bright = 0;
41
9b63ba37
HP
42 switch (driver) {
43 case 2:
44 timerhw = (struct gptimer *)DM_TIMER5_BASE;
45 break;
46 default:
47 timerhw = (struct gptimer *)DM_TIMER6_BASE;
48 }
49
99f72472
HP
50 switch (driver) {
51 case 0: /* PMIC LED-Driver */
52 /* brightness level */
53 tps65217_reg_write(TPS65217_PROT_LEVEL_NONE,
54 TPS65217_WLEDCTRL2, bright, 0xFF);
55 /* current sink */
56 tps65217_reg_write(TPS65217_PROT_LEVEL_NONE,
57 TPS65217_WLEDCTRL1,
58 bright != 0 ? 0x0A : 0x02,
59 0xFF);
60 break;
9b63ba37
HP
61 case 1:
62 case 2: /* PWM using timer */
99f72472
HP
63 if (pwmfrq != ~0UL) {
64 timerhw->tiocp_cfg = TCFG_RESET;
65 udelay(10);
66 while (timerhw->tiocp_cfg & TCFG_RESET)
67 ;
68 tmp = ~0UL-(V_OSCK/pwmfrq); /* bottom value */
69 timerhw->tldr = tmp;
70 timerhw->tcrr = tmp;
71 tmp = tmp + ((V_OSCK/pwmfrq)/100) * bright;
72 timerhw->tmar = tmp;
73 timerhw->tclr = (TCLR_PT | (2 << TCLR_TRG_SHIFT) |
74 TCLR_CE | TCLR_AR | TCLR_ST);
75 } else {
76 puts("invalid pwmfrq in env/dtb! skip PWM-setup.\n");
77 }
78 break;
79 default:
80 puts("no suitable backlightdriver in env/dtb!\n");
81 break;
82 }
83}
84
fbd5aeda
HP
85int load_lcdtiming(struct am335x_lcdpanel *panel)
86{
87 struct am335x_lcdpanel pnltmp;
e31fb4db 88
bfebc8c9
SG
89 pnltmp.hactive = env_get_ulong("ds1_hactive", 10, ~0UL);
90 pnltmp.vactive = env_get_ulong("ds1_vactive", 10, ~0UL);
91 pnltmp.bpp = env_get_ulong("ds1_bpp", 10, ~0UL);
92 pnltmp.hfp = env_get_ulong("ds1_hfp", 10, ~0UL);
93 pnltmp.hbp = env_get_ulong("ds1_hbp", 10, ~0UL);
94 pnltmp.hsw = env_get_ulong("ds1_hsw", 10, ~0UL);
95 pnltmp.vfp = env_get_ulong("ds1_vfp", 10, ~0UL);
96 pnltmp.vbp = env_get_ulong("ds1_vbp", 10, ~0UL);
97 pnltmp.vsw = env_get_ulong("ds1_vsw", 10, ~0UL);
0fcec577 98 pnltmp.pxl_clk = env_get_ulong("ds1_pxlclk", 10, ~0UL);
bfebc8c9
SG
99 pnltmp.pol = env_get_ulong("ds1_pol", 16, ~0UL);
100 pnltmp.pup_delay = env_get_ulong("ds1_pupdelay", 10, ~0UL);
101 pnltmp.pon_delay = env_get_ulong("ds1_tondelay", 10, ~0UL);
102 panel_info.vl_rot = env_get_ulong("ds1_rotation", 10, 0);
e31fb4db 103
fbd5aeda
HP
104 if (
105 ~0UL == (pnltmp.hactive) ||
106 ~0UL == (pnltmp.vactive) ||
107 ~0UL == (pnltmp.bpp) ||
108 ~0UL == (pnltmp.hfp) ||
109 ~0UL == (pnltmp.hbp) ||
110 ~0UL == (pnltmp.hsw) ||
111 ~0UL == (pnltmp.vfp) ||
112 ~0UL == (pnltmp.vbp) ||
113 ~0UL == (pnltmp.vsw) ||
0fcec577 114 ~0UL == (pnltmp.pxl_clk) ||
fbd5aeda
HP
115 ~0UL == (pnltmp.pol) ||
116 ~0UL == (pnltmp.pup_delay) ||
117 ~0UL == (pnltmp.pon_delay)
118 ) {
119 puts("lcd-settings in env/dtb incomplete!\n");
120 printf("display-timings:\n"
121 "================\n"
122 "hactive: %d\n"
123 "vactive: %d\n"
124 "bpp : %d\n"
125 "hfp : %d\n"
126 "hbp : %d\n"
127 "hsw : %d\n"
128 "vfp : %d\n"
129 "vbp : %d\n"
130 "vsw : %d\n"
131 "pxlclk : %d\n"
132 "pol : 0x%08x\n"
133 "pondly : %d\n",
134 pnltmp.hactive, pnltmp.vactive, pnltmp.bpp,
135 pnltmp.hfp, pnltmp.hbp, pnltmp.hsw,
136 pnltmp.vfp, pnltmp.vbp, pnltmp.vsw,
0fcec577 137 pnltmp.pxl_clk, pnltmp.pol, pnltmp.pon_delay);
fbd5aeda
HP
138
139 return -1;
140 }
141 debug("lcd-settings in env complete, taking over.\n");
142 memcpy((void *)panel,
143 (void *)&pnltmp,
144 sizeof(struct am335x_lcdpanel));
145
146 return 0;
147}
148
fbd5aeda
HP
149static void br_summaryscreen_printenv(char *prefix,
150 char *name, char *altname,
151 char *suffix)
152{
00caae6d 153 char *envval = env_get(name);
fbd5aeda
HP
154 if (0 != envval) {
155 lcd_printf("%s %s %s", prefix, envval, suffix);
156 } else if (0 != altname) {
00caae6d 157 envval = env_get(altname);
fbd5aeda
HP
158 if (0 != envval)
159 lcd_printf("%s %s %s", prefix, envval, suffix);
160 } else {
161 lcd_printf("\n");
162 }
163}
e31fb4db 164
fbd5aeda
HP
165void br_summaryscreen(void)
166{
fbd5aeda
HP
167 br_summaryscreen_printenv(" - B&R -", "br_orderno", 0, "-\n");
168 br_summaryscreen_printenv(" Serial/Rev :", "br_serial", 0, "\n");
2930941a
HS
169 br_summaryscreen_printenv(" MAC1 :", "br_mac1", "ethaddr", "\n");
170 br_summaryscreen_printenv(" MAC2 :", "br_mac2", 0, "\n");
fbd5aeda
HP
171 lcd_puts(" Bootloader : " PLAIN_VERSION "\n");
172 lcd_puts("\n");
fbd5aeda
HP
173}
174
175void lcdpower(int on)
176{
177 u32 pin, swval, i;
eaba7df7 178 char buf[16] = { 0 };
e31fb4db 179
bfebc8c9 180 pin = env_get_ulong("ds1_pwr", 16, ~0UL);
e31fb4db 181
fbd5aeda
HP
182 if (pin == ~0UL) {
183 puts("no pwrpin in dtb/env, cannot powerup display!\n");
184 return;
185 }
186
187 for (i = 0; i < 3; i++) {
188 if (pin != 0) {
eaba7df7
HS
189 snprintf(buf, sizeof(buf), "ds1_pwr#%d", i);
190 if (gpio_request(pin & 0x7F, buf) != 0) {
191 printf("%s: not able to request gpio %s",
192 __func__, buf);
193 continue;
194 }
fbd5aeda
HP
195 swval = pin & 0x80 ? 0 : 1;
196 if (on)
197 gpio_direction_output(pin & 0x7F, swval);
198 else
199 gpio_direction_output(pin & 0x7F, !swval);
200
201 debug("switched pin %d to %d\n", pin & 0x7F, swval);
202 }
203 pin >>= 8;
204 }
205}
206
207vidinfo_t panel_info = {
208 .vl_col = 1366, /*
209 * give full resolution for allocating enough
210 * memory
211 */
212 .vl_row = 768,
213 .vl_bpix = 5,
214 .priv = 0
215};
216
217void lcd_ctrl_init(void *lcdbase)
218{
219 struct am335x_lcdpanel lcd_panel;
e31fb4db 220
fbd5aeda
HP
221 memset(&lcd_panel, 0, sizeof(struct am335x_lcdpanel));
222 if (load_lcdtiming(&lcd_panel) != 0)
223 return;
224
225 lcd_panel.panel_power_ctrl = &lcdpower;
226
227 if (0 != am335xfb_init(&lcd_panel))
228 printf("ERROR: failed to initialize video!");
229 /*
230 * modifiy panel info to 'real' resolution, to operate correct with
231 * lcd-framework.
232 */
233 panel_info.vl_col = lcd_panel.hactive;
234 panel_info.vl_row = lcd_panel.vactive;
235
236 lcd_set_flush_dcache(1);
237}
238
239void lcd_enable(void)
240{
fbd5aeda 241 br_summaryscreen();
99f72472 242 lcdbacklight(1);
fbd5aeda 243}
fbd5aeda
HP
244#endif /* CONFIG_LCD */
245
e2259704
HS
246int ft_board_setup(void *blob, bd_t *bd)
247{
248 int nodeoffset;
249
250 nodeoffset = fdt_path_offset(blob, "/factory-settings");
251 if (nodeoffset < 0) {
d63f7130
HS
252 printf("%s: cannot find /factory-settings, trying /fset\n",
253 __func__);
254 nodeoffset = fdt_path_offset(blob, "/fset");
255 if (nodeoffset < 0) {
256 printf("%s: cannot find /fset.\n", __func__);
257 return 0;
258 }
e2259704 259 }
d63f7130 260
e2259704
HS
261 if (fdt_setprop(blob, nodeoffset, "bl-version",
262 PLAIN_VERSION, strlen(PLAIN_VERSION)) != 0) {
d63f7130
HS
263 printf("%s: no 'bl-version' prop in fdt!\n", __func__);
264 return 0;
e2259704 265 }
e2259704
HS
266 return 0;
267}
268
ad6be25c
HS
269#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_AM33XX)
270#include <asm/arch/hardware.h>
271#include <asm/arch/omap.h>
272#include <asm/arch/clock.h>
273#include <asm/arch/sys_proto.h>
274#include <power/tps65217.h>
fbc7c7de
HS
275
276static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
277
a9484aa7 278void pmicsetup(u32 mpupll, unsigned int bus)
893c04e1
HP
279{
280 int mpu_vdd;
281 int usb_cur_lim;
282
a9484aa7
HS
283 if (power_tps65217_init(bus)) {
284 printf("WARN: cannot setup PMIC 0x24 @ bus #%d, not found!.\n",
285 bus);
893c04e1
HP
286 return;
287 }
288
289 /* Get the frequency which is defined by device fuses */
290 dpll_mpu_opp100.m = am335x_get_efuse_mpu_max_freq(cdev);
291 printf("detected max. frequency: %d - ", dpll_mpu_opp100.m);
292
293 if (0 != mpupll) {
96cf89f8 294 dpll_mpu_opp100.m = mpupll;
893c04e1
HP
295 printf("retuning MPU-PLL to: %d MHz.\n", dpll_mpu_opp100.m);
296 } else {
297 puts("ok.\n");
298 }
299 /*
300 * Increase USB current limit to 1300mA or 1800mA and set
301 * the MPU voltage controller as needed.
302 */
303 if (dpll_mpu_opp100.m == MPUPLL_M_1000) {
304 usb_cur_lim = TPS65217_USB_INPUT_CUR_LIMIT_1800MA;
305 mpu_vdd = TPS65217_DCDC_VOLT_SEL_1325MV;
306 } else {
307 usb_cur_lim = TPS65217_USB_INPUT_CUR_LIMIT_1300MA;
308 mpu_vdd = TPS65217_DCDC_VOLT_SEL_1275MV;
309 }
310
311 if (tps65217_reg_write(TPS65217_PROT_LEVEL_NONE, TPS65217_POWER_PATH,
312 usb_cur_lim, TPS65217_USB_INPUT_CUR_LIMIT_MASK))
313 puts("tps65217_reg_write failure\n");
314
315 /* Set DCDC3 (CORE) voltage to 1.125V */
316 if (tps65217_voltage_update(TPS65217_DEFDCDC3,
317 TPS65217_DCDC_VOLT_SEL_1125MV)) {
318 puts("tps65217_voltage_update failure\n");
319 return;
320 }
321
322 /* Set CORE Frequencies to OPP100 */
323 do_setup_dpll(&dpll_core_regs, &dpll_core_opp100);
324
325 /* Set DCDC2 (MPU) voltage */
326 if (tps65217_voltage_update(TPS65217_DEFDCDC2, mpu_vdd)) {
327 puts("tps65217_voltage_update failure\n");
328 return;
329 }
330
331 /* Set LDO3 to 1.8V */
332 if (tps65217_reg_write(TPS65217_PROT_LEVEL_2,
333 TPS65217_DEFLS1,
334 TPS65217_LDO_VOLTAGE_OUT_1_8,
335 TPS65217_LDO_MASK))
336 puts("tps65217_reg_write failure\n");
337 /* Set LDO4 to 3.3V */
338 if (tps65217_reg_write(TPS65217_PROT_LEVEL_2,
339 TPS65217_DEFLS2,
340 TPS65217_LDO_VOLTAGE_OUT_3_3,
341 TPS65217_LDO_MASK))
342 puts("tps65217_reg_write failure\n");
343
344 /* Set MPU Frequency to what we detected now that voltages are set */
345 do_setup_dpll(&dpll_mpu_regs, &dpll_mpu_opp100);
fbd5aeda
HP
346 /* Set PWR_EN bit in Status Register */
347 tps65217_reg_write(TPS65217_PROT_LEVEL_NONE,
348 TPS65217_STATUS, TPS65217_PWR_OFF, TPS65217_PWR_OFF);
893c04e1
HP
349}
350
351void set_uart_mux_conf(void)
352{
353 enable_uart0_pin_mux();
354}
355
356void set_mux_conf_regs(void)
357{
358 enable_board_pin_mux();
359}
360
ad6be25c 361#endif /* CONFIG_SPL_BUILD && CONFIG_AM33XX */
e52e9cc7
HP
362int overwrite_console(void)
363{
364 return 1;
365}