]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/bf533-ezkit/bf533-ezkit.c
[Blackfin][PATCH] Fix copyright and update license
[people/ms/u-boot.git] / board / bf533-ezkit / bf533-ezkit.c
CommitLineData
6cb142fa
WD
1/*
2 * U-boot - ezkit533.c
3 *
155fd766 4 * Copyright (c) 2005-2007 Analog Devices Inc.
6cb142fa
WD
5 *
6 * (C) Copyright 2000-2004
7 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
155fd766
AL
24 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
25 * MA 02110-1301 USA
6cb142fa
WD
26 */
27
28#include <common.h>
29#if defined(CONFIG_MISC_INIT_R)
30#include "psd4256.h"
31#endif
32
33int checkboard(void)
34{
3f0606ad
AL
35#if (BFIN_CPU == ADSP_BF531)
36 printf("CPU: ADSP BF531 Rev.: 0.%d\n", *pCHIPID >> 28);
37#elif (BFIN_CPU == ADSP_BF532)
38 printf("CPU: ADSP BF532 Rev.: 0.%d\n", *pCHIPID >> 28);
39#else
6cb142fa 40 printf("CPU: ADSP BF533 Rev.: 0.%d\n", *pCHIPID >> 28);
3f0606ad 41#endif
6cb142fa
WD
42 printf("Board: ADI BF533 EZ-Kit Lite board\n");
43 printf(" Support: http://blackfin.uclinux.org/\n");
6cb142fa
WD
44 return 0;
45}
46
47long int initdram(int board_type)
48{
3f0606ad 49 DECLARE_GLOBAL_DATA_PTR;
6cb142fa
WD
50#ifdef DEBUG
51 int brate;
52 char *tmp = getenv("baudrate");
53 brate = simple_strtoul(tmp, NULL, 16);
3f0606ad 54 printf("Serial Port initialized with Baud rate = %x\n", brate);
6cb142fa
WD
55 printf("SDRAM attributes:\n");
56 printf("tRCD %d SCLK Cycles,tRP %d SCLK Cycles,tRAS %d SCLK Cycles"
57 "tWR %d SCLK Cycles,CAS Latency %d SCLK cycles \n",
58 3, 3, 6, 2, 3);
59 printf("SDRAM Begin: 0x%x\n", CFG_SDRAM_BASE);
60 printf("Bank size = %d MB\n", CFG_MAX_RAM_SIZE >> 20);
61#endif
62 gd->bd->bi_memstart = CFG_SDRAM_BASE;
63 gd->bd->bi_memsize = CFG_MAX_RAM_SIZE;
64 return CFG_MAX_RAM_SIZE;
65}
66
67#if defined(CONFIG_MISC_INIT_R)
68/* miscellaneous platform dependent initialisations */
69int misc_init_r(void)
70{
3f0606ad
AL
71 /* Set direction bits for Video en/decoder reset as output */
72 *(volatile unsigned char *)(CFG_FLASH1_BASE + PSD_PORTA_DIR) =
73 PSDA_VDEC_RST | PSDA_VENC_RST;
74 /* Deactivate Video en/decoder reset lines */
75 *(volatile unsigned char *)(CFG_FLASH1_BASE + PSD_PORTA_DOUT) =
76 PSDA_VDEC_RST | PSDA_VENC_RST;
77
78 return 0;
6cb142fa
WD
79}
80#endif