]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/eukrea/cpuat91/cpuat91.c
cpuat91: convert to new at91 soc architecture
[people/ms/u-boot.git] / board / eukrea / cpuat91 / cpuat91.c
CommitLineData
d8380c9d 1/*
af4b8b4b 2 * (C) Copyright 2006-2010 Eukrea Electromatique <www.eukrea.com>
d8380c9d
TR
3 * Eric Benard <eric@eukrea.com>
4 * based on at91rm9200dk.c which is :
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
c041e9d2 29#include <netdev.h>
c041e9d2 30
af4b8b4b
EB
31#include <asm/io.h>
32#include <asm/arch/hardware.h>
33#include <asm/arch/at91_pio.h>
34#include <asm/arch/at91_pmc.h>
d8380c9d
TR
35
36DECLARE_GLOBAL_DATA_PTR;
37
38/* ------------------------------------------------------------------------- */
39/*
40 * Miscelaneous platform dependent initialisations
41 */
42
43int board_init(void)
44{
45 /* Enable Ctrlc */
46 console_init_f();
47 /* arch number of CPUAT91-Board */
48 gd->bd->bi_arch_number = MACH_TYPE_CPUAT91;
49 /* adress of boot parameters */
50 gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
51
52 return 0;
53}
54
55int dram_init(void)
56{
57 gd->bd->bi_dram[0].start = PHYS_SDRAM;
58 gd->bd->bi_dram[0].size = PHYS_SDRAM_SIZE;
59 return 0;
60}
61
c041e9d2 62#ifdef CONFIG_DRIVER_AT91EMAC
c041e9d2
JS
63int board_eth_init(bd_t *bis)
64{
65 int rc = 0;
66 rc = at91emac_register(bis, 0);
67 return rc;
68}
69#endif
af4b8b4b
EB
70
71#ifdef CONFIG_SOFT_I2C
72void i2c_init_board(void)
73{
74 u32 pin;
75 at91_pmc_t *pmc = (at91_pmc_t *) AT91_PMC_BASE;
76 at91_pio_t *pio = (at91_pio_t *) AT91_PIO_BASE;
77
78 writel(1 << AT91_ID_PIOA, &pmc->pcer);
79 pin = AT91_PMX_AA_TWD | AT91_PMX_AA_TWCK;
80 writel(pin, &pio->pioa.idr);
81 writel(pin, &pio->pioa.pudr);
82 writel(pin, &pio->pioa.per);
83 writel(pin, &pio->pioa.oer);
84 writel(pin, &pio->pioa.sodr);
85}
86#endif