]>
Commit | Line | Data |
---|---|---|
2cfaa1aa KG |
1 | /* |
2 | * Copyright 2008 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * (C) Copyright 2000 | |
5 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
2cfaa1aa KG |
8 | */ |
9 | ||
10 | #include <common.h> | |
11 | #include <asm/fsl_law.h> | |
12 | #include <asm/mmu.h> | |
13 | ||
14 | /* | |
15 | * LAW(Local Access Window) configuration: | |
16 | * | |
17 | * 0x0000_0000 0x7fff_ffff DDR 2G | |
18 | * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M | |
19 | * 0xa000_0000 0xbfff_ffff PCI2 MEM 512M | |
20 | * 0xe000_0000 0xe000_ffff CCSR 1M | |
21 | * 0xe200_0000 0xe20f_ffff PCI1 IO 1M | |
22 | * 0xe210_0000 0xe21f_ffff PCI2 IO 1M | |
23 | * 0xf000_0000 0xf7ff_ffff SDRAM 128M | |
24 | * 0xf800_0000 0xf80f_ffff NVRAM/CADMUS (*) 1M | |
25 | * 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M | |
26 | * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M | |
27 | * | |
28 | * Notes: | |
29 | * CCSRBAR and L2-as-SRAM don't need a configured Local Access Window. | |
30 | * If flash is 8M at default position (last 8M), no LAW needed. | |
31 | */ | |
32 | ||
33 | struct law_entry law_table[] = { | |
6d0f6bcf JCPV |
34 | SET_LAW(CONFIG_SYS_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI), |
35 | SET_LAW(CONFIG_SYS_PCI2_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI_2), | |
36 | SET_LAW(CONFIG_SYS_PCI1_IO_PHYS, LAW_SIZE_1M, LAW_TRGT_IF_PCI), | |
37 | SET_LAW(CONFIG_SYS_PCI2_IO_PHYS, LAW_SIZE_1M, LAW_TRGT_IF_PCI_2), | |
2cfaa1aa | 38 | /* LBC window - maps 256M 0xf0000000 -> 0xffffffff */ |
6d0f6bcf | 39 | SET_LAW(CONFIG_SYS_LBC_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_LBC), |
2cfaa1aa KG |
40 | }; |
41 | ||
42 | int num_law_entries = ARRAY_SIZE(law_table); |