]>
Commit | Line | Data |
---|---|---|
765547dc | 1 | /* |
6525d51f | 2 | * Copyright 2009-2010 Freescale Semiconductor. |
765547dc HW |
3 | * |
4 | * (C) Copyright 2002 Scott McNutt <smcnutt@artesyncp.com> | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
765547dc HW |
7 | */ |
8 | ||
9 | #include <common.h> | |
7f52ed5e | 10 | #include <hwconfig.h> |
765547dc HW |
11 | #include <pci.h> |
12 | #include <asm/processor.h> | |
13 | #include <asm/mmu.h> | |
3aed5507 | 14 | #include <asm/cache.h> |
765547dc | 15 | #include <asm/immap_85xx.h> |
c8514622 | 16 | #include <asm/fsl_pci.h> |
765547dc | 17 | #include <asm/fsl_ddr_sdram.h> |
5d27e02c | 18 | #include <asm/fsl_serdes.h> |
765547dc HW |
19 | #include <asm/io.h> |
20 | #include <spd_sdram.h> | |
21 | #include <i2c.h> | |
22 | #include <ioports.h> | |
23 | #include <libfdt.h> | |
24 | #include <fdt_support.h> | |
7f52ed5e | 25 | #include <fsl_esdhc.h> |
865ff856 | 26 | #include <phy.h> |
765547dc HW |
27 | |
28 | #include "bcsr.h" | |
d9180382 LY |
29 | #if defined(CONFIG_PQ_MDS_PIB) |
30 | #include "../common/pq-mds-pib.h" | |
31 | #endif | |
765547dc | 32 | |
765547dc HW |
33 | const qe_iop_conf_t qe_iop_conf_tab[] = { |
34 | /* QE_MUX_MDC */ | |
35 | {2, 31, 1, 0, 1}, /* QE_MUX_MDC */ | |
36 | ||
37 | /* QE_MUX_MDIO */ | |
38 | {2, 30, 3, 0, 2}, /* QE_MUX_MDIO */ | |
39 | ||
f82107f6 | 40 | #if defined(CONFIG_SYS_UCC_RGMII_MODE) |
765547dc HW |
41 | /* UCC_1_RGMII */ |
42 | {2, 11, 2, 0, 1}, /* CLK12 */ | |
43 | {0, 0, 1, 0, 3}, /* ENET1_TXD0_SER1_TXD0 */ | |
44 | {0, 1, 1, 0, 3}, /* ENET1_TXD1_SER1_TXD1 */ | |
45 | {0, 2, 1, 0, 1}, /* ENET1_TXD2_SER1_TXD2 */ | |
46 | {0, 3, 1, 0, 2}, /* ENET1_TXD3_SER1_TXD3 */ | |
47 | {0, 6, 2, 0, 3}, /* ENET1_RXD0_SER1_RXD0 */ | |
48 | {0, 7, 2, 0, 1}, /* ENET1_RXD1_SER1_RXD1 */ | |
49 | {0, 8, 2, 0, 2}, /* ENET1_RXD2_SER1_RXD2 */ | |
50 | {0, 9, 2, 0, 2}, /* ENET1_RXD3_SER1_RXD3 */ | |
51 | {0, 4, 1, 0, 2}, /* ENET1_TX_EN_SER1_RTS_B */ | |
52 | {0, 12, 2, 0, 3}, /* ENET1_RX_DV_SER1_CTS_B */ | |
53 | {2, 8, 2, 0, 1}, /* ENET1_GRXCLK */ | |
54 | {2, 20, 1, 0, 2}, /* ENET1_GTXCLK */ | |
55 | ||
56 | /* UCC_2_RGMII */ | |
57 | {2, 16, 2, 0, 3}, /* CLK17 */ | |
58 | {0, 14, 1, 0, 2}, /* ENET2_TXD0_SER2_TXD0 */ | |
59 | {0, 15, 1, 0, 2}, /* ENET2_TXD1_SER2_TXD1 */ | |
60 | {0, 16, 1, 0, 1}, /* ENET2_TXD2_SER2_TXD2 */ | |
61 | {0, 17, 1, 0, 1}, /* ENET2_TXD3_SER2_TXD3 */ | |
62 | {0, 20, 2, 0, 2}, /* ENET2_RXD0_SER2_RXD0 */ | |
63 | {0, 21, 2, 0, 1}, /* ENET2_RXD1_SER2_RXD1 */ | |
64 | {0, 22, 2, 0, 1}, /* ENET2_RXD2_SER2_RXD2 */ | |
65 | {0, 23, 2, 0, 1}, /* ENET2_RXD3_SER2_RXD3 */ | |
66 | {0, 18, 1, 0, 2}, /* ENET2_TX_EN_SER2_RTS_B */ | |
67 | {0, 26, 2, 0, 3}, /* ENET2_RX_DV_SER2_CTS_B */ | |
68 | {2, 3, 2, 0, 1}, /* ENET2_GRXCLK */ | |
69 | {2, 2, 1, 0, 2}, /* ENET2_GTXCLK */ | |
70 | ||
750098d3 HW |
71 | /* UCC_3_RGMII */ |
72 | {2, 11, 2, 0, 1}, /* CLK12 */ | |
73 | {0, 29, 1, 0, 2}, /* ENET3_TXD0_SER3_TXD0 */ | |
74 | {0, 30, 1, 0, 3}, /* ENET3_TXD1_SER3_TXD1 */ | |
75 | {0, 31, 1, 0, 2}, /* ENET3_TXD2_SER3_TXD2 */ | |
76 | {1, 0, 1, 0, 3}, /* ENET3_TXD3_SER3_TXD3 */ | |
77 | {1, 3, 2, 0, 3}, /* ENET3_RXD0_SER3_RXD0 */ | |
78 | {1, 4, 2, 0, 1}, /* ENET3_RXD1_SER3_RXD1 */ | |
79 | {1, 5, 2, 0, 2}, /* ENET3_RXD2_SER3_RXD2 */ | |
80 | {1, 6, 2, 0, 3}, /* ENET3_RXD3_SER3_RXD3 */ | |
81 | {1, 1, 1, 0, 1}, /* ENET3_TX_EN_SER3_RTS_B */ | |
82 | {1, 9, 2, 0, 3}, /* ENET3_RX_DV_SER3_CTS_B */ | |
83 | {2, 9, 2, 0, 2}, /* ENET3_GRXCLK */ | |
84 | {2, 25, 1, 0, 2}, /* ENET3_GTXCLK */ | |
85 | ||
86 | /* UCC_4_RGMII */ | |
87 | {2, 16, 2, 0, 3}, /* CLK17 */ | |
88 | {1, 12, 1, 0, 2}, /* ENET4_TXD0_SER4_TXD0 */ | |
89 | {1, 13, 1, 0, 2}, /* ENET4_TXD1_SER4_TXD1 */ | |
90 | {1, 14, 1, 0, 1}, /* ENET4_TXD2_SER4_TXD2 */ | |
91 | {1, 15, 1, 0, 2}, /* ENET4_TXD3_SER4_TXD3 */ | |
92 | {1, 18, 2, 0, 2}, /* ENET4_RXD0_SER4_RXD0 */ | |
93 | {1, 19, 2, 0, 1}, /* ENET4_RXD1_SER4_RXD1 */ | |
94 | {1, 20, 2, 0, 1}, /* ENET4_RXD2_SER4_RXD2 */ | |
95 | {1, 21, 2, 0, 2}, /* ENET4_RXD3_SER4_RXD3 */ | |
96 | {1, 16, 1, 0, 2}, /* ENET4_TX_EN_SER4_RTS_B */ | |
97 | {1, 24, 2, 0, 3}, /* ENET4_RX_DV_SER4_CTS_B */ | |
98 | {2, 17, 2, 0, 2}, /* ENET4_GRXCLK */ | |
99 | {2, 24, 1, 0, 2}, /* ENET4_GTXCLK */ | |
100 | ||
f82107f6 HW |
101 | #elif defined(CONFIG_SYS_UCC_RMII_MODE) |
102 | /* UCC_1_RMII */ | |
103 | {2, 15, 2, 0, 1}, /* CLK16 */ | |
104 | {0, 0, 1, 0, 3}, /* ENET1_TXD0_SER1_TXD0 */ | |
105 | {0, 1, 1, 0, 3}, /* ENET1_TXD1_SER1_TXD1 */ | |
106 | {0, 6, 2, 0, 3}, /* ENET1_RXD0_SER1_RXD0 */ | |
107 | {0, 7, 2, 0, 1}, /* ENET1_RXD1_SER1_RXD1 */ | |
108 | {0, 4, 1, 0, 2}, /* ENET1_TX_EN_SER1_RTS_B */ | |
109 | {0, 12, 2, 0, 3}, /* ENET1_RX_DV_SER1_CTS_B */ | |
110 | ||
111 | /* UCC_2_RMII */ | |
112 | {2, 15, 2, 0, 1}, /* CLK16 */ | |
113 | {0, 14, 1, 0, 2}, /* ENET2_TXD0_SER2_TXD0 */ | |
114 | {0, 15, 1, 0, 2}, /* ENET2_TXD1_SER2_TXD1 */ | |
115 | {0, 20, 2, 0, 2}, /* ENET2_RXD0_SER2_RXD0 */ | |
116 | {0, 21, 2, 0, 1}, /* ENET2_RXD1_SER2_RXD1 */ | |
117 | {0, 18, 1, 0, 2}, /* ENET2_TX_EN_SER2_RTS_B */ | |
118 | {0, 26, 2, 0, 3}, /* ENET2_RX_DV_SER2_CTS_B */ | |
119 | ||
120 | /* UCC_3_RMII */ | |
121 | {2, 15, 2, 0, 1}, /* CLK16 */ | |
122 | {0, 29, 1, 0, 2}, /* ENET3_TXD0_SER3_TXD0 */ | |
123 | {0, 30, 1, 0, 3}, /* ENET3_TXD1_SER3_TXD1 */ | |
124 | {1, 3, 2, 0, 3}, /* ENET3_RXD0_SER3_RXD0 */ | |
125 | {1, 4, 2, 0, 1}, /* ENET3_RXD1_SER3_RXD1 */ | |
126 | {1, 1, 1, 0, 1}, /* ENET3_TX_EN_SER3_RTS_B */ | |
127 | {1, 9, 2, 0, 3}, /* ENET3_RX_DV_SER3_CTS_B */ | |
128 | ||
129 | /* UCC_4_RMII */ | |
130 | {2, 15, 2, 0, 1}, /* CLK16 */ | |
131 | {1, 12, 1, 0, 2}, /* ENET4_TXD0_SER4_TXD0 */ | |
132 | {1, 13, 1, 0, 2}, /* ENET4_TXD1_SER4_TXD1 */ | |
133 | {1, 18, 2, 0, 2}, /* ENET4_RXD0_SER4_RXD0 */ | |
134 | {1, 19, 2, 0, 1}, /* ENET4_RXD1_SER4_RXD1 */ | |
135 | {1, 16, 1, 0, 2}, /* ENET4_TX_EN_SER4_RTS_B */ | |
136 | {1, 24, 2, 0, 3}, /* ENET4_RX_DV_SER4_CTS_B */ | |
137 | #endif | |
138 | ||
b2aab386 HW |
139 | /* UART1 is muxed with QE PortF bit [9-12].*/ |
140 | {5, 12, 2, 0, 3}, /* UART1_SIN */ | |
141 | {5, 9, 1, 0, 3}, /* UART1_SOUT */ | |
142 | {5, 10, 2, 0, 3}, /* UART1_CTS_B */ | |
143 | {5, 11, 1, 0, 2}, /* UART1_RTS_B */ | |
144 | ||
14809b6c AV |
145 | /* QE UART */ |
146 | {0, 19, 1, 0, 2}, /* QEUART_TX */ | |
147 | {1, 17, 2, 0, 3}, /* QEUART_RX */ | |
148 | {0, 25, 1, 0, 1}, /* QEUART_RTS */ | |
149 | {1, 23, 2, 0, 1}, /* QEUART_CTS */ | |
150 | ||
3fca8037 AV |
151 | /* QE USB */ |
152 | {5, 3, 1, 0, 1}, /* USB_OE */ | |
153 | {5, 4, 1, 0, 2}, /* USB_TP */ | |
154 | {5, 5, 1, 0, 2}, /* USB_TN */ | |
155 | {5, 6, 2, 0, 2}, /* USB_RP */ | |
156 | {5, 7, 2, 0, 1}, /* USB_RX */ | |
157 | {5, 8, 2, 0, 1}, /* USB_RN */ | |
158 | {2, 4, 2, 0, 2}, /* CLK5 */ | |
159 | ||
70d665b1 AV |
160 | /* SPI Flash, M25P40 */ |
161 | {4, 27, 3, 0, 1}, /* SPI_MOSI */ | |
162 | {4, 28, 3, 0, 1}, /* SPI_MISO */ | |
163 | {4, 29, 3, 0, 1}, /* SPI_CLK */ | |
164 | {4, 30, 1, 0, 0}, /* SPI_SEL, GPIO */ | |
165 | ||
765547dc HW |
166 | {0, 0, 0, 0, QE_IOP_TAB_END} /* END of table */ |
167 | }; | |
168 | ||
169 | void local_bus_init(void); | |
170 | ||
171 | int board_early_init_f (void) | |
172 | { | |
173 | /* | |
174 | * Initialize local bus. | |
175 | */ | |
176 | local_bus_init (); | |
177 | ||
178 | enable_8569mds_flash_write(); | |
179 | ||
180 | #ifdef CONFIG_QE | |
f82107f6 | 181 | enable_8569mds_qe_uec(); |
765547dc HW |
182 | #endif |
183 | ||
184 | #if CONFIG_SYS_I2C2_OFFSET | |
185 | /* Enable I2C2 signals instead of SD signals */ | |
186 | volatile struct ccsr_gur *gur; | |
187 | gur = (struct ccsr_gur *)(CONFIG_SYS_IMMR + 0xe0000); | |
188 | gur->plppar1 &= ~PLPPAR1_I2C_BIT_MASK; | |
189 | gur->plppar1 |= PLPPAR1_I2C2_VAL; | |
190 | gur->plpdir1 &= ~PLPDIR1_I2C_BIT_MASK; | |
191 | gur->plpdir1 |= PLPDIR1_I2C2_VAL; | |
192 | ||
193 | disable_8569mds_brd_eeprom_write_protect(); | |
194 | #endif | |
195 | ||
196 | return 0; | |
197 | } | |
198 | ||
3aed5507 HW |
199 | int board_early_init_r(void) |
200 | { | |
201 | const unsigned int flashbase = CONFIG_SYS_NAND_BASE; | |
202 | const u8 flash_esel = 0; | |
203 | ||
204 | /* | |
205 | * Remap Boot flash to caching-inhibited | |
206 | * so that flash can be erased properly. | |
207 | */ | |
208 | ||
209 | /* Flush d-cache and invalidate i-cache of any FLASH data */ | |
210 | flush_dcache(); | |
211 | invalidate_icache(); | |
212 | ||
213 | /* invalidate existing TLB entry for flash */ | |
214 | disable_tlb(flash_esel); | |
215 | ||
216 | set_tlb(1, flashbase, CONFIG_SYS_NAND_BASE, /* tlb, epn, rpn */ | |
217 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, /* perms, wimge */ | |
218 | 0, flash_esel, /* ts, esel */ | |
219 | BOOKE_PAGESZ_64M, 1); /* tsize, iprot */ | |
220 | ||
221 | return 0; | |
222 | } | |
223 | ||
765547dc HW |
224 | int checkboard (void) |
225 | { | |
226 | printf ("Board: 8569 MDS\n"); | |
227 | ||
228 | return 0; | |
229 | } | |
230 | ||
765547dc HW |
231 | #if !defined(CONFIG_SPD_EEPROM) |
232 | phys_size_t fixed_sdram(void) | |
233 | { | |
e76cd5d4 | 234 | volatile ccsr_ddr_t *ddr = (ccsr_ddr_t *)CONFIG_SYS_MPC8xxx_DDR_ADDR; |
765547dc HW |
235 | uint d_init; |
236 | ||
237 | out_be32(&ddr->cs0_bnds, CONFIG_SYS_DDR_CS0_BNDS); | |
238 | out_be32(&ddr->cs0_config, CONFIG_SYS_DDR_CS0_CONFIG); | |
239 | out_be32(&ddr->timing_cfg_3, CONFIG_SYS_DDR_TIMING_3); | |
240 | out_be32(&ddr->timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); | |
241 | out_be32(&ddr->timing_cfg_1, CONFIG_SYS_DDR_TIMING_1); | |
242 | out_be32(&ddr->timing_cfg_2, CONFIG_SYS_DDR_TIMING_2); | |
243 | out_be32(&ddr->sdram_cfg, CONFIG_SYS_DDR_SDRAM_CFG); | |
244 | out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2); | |
245 | out_be32(&ddr->sdram_mode, CONFIG_SYS_DDR_SDRAM_MODE); | |
246 | out_be32(&ddr->sdram_mode_2, CONFIG_SYS_DDR_SDRAM_MODE_2); | |
247 | out_be32(&ddr->sdram_interval, CONFIG_SYS_DDR_SDRAM_INTERVAL); | |
248 | out_be32(&ddr->sdram_data_init, CONFIG_SYS_DDR_DATA_INIT); | |
249 | out_be32(&ddr->sdram_clk_cntl, CONFIG_SYS_DDR_SDRAM_CLK_CNTL); | |
250 | out_be32(&ddr->timing_cfg_4, CONFIG_SYS_DDR_TIMING_4); | |
251 | out_be32(&ddr->timing_cfg_5, CONFIG_SYS_DDR_TIMING_5); | |
252 | out_be32(&ddr->ddr_zq_cntl, CONFIG_SYS_DDR_ZQ_CNTL); | |
253 | out_be32(&ddr->ddr_wrlvl_cntl, CONFIG_SYS_DDR_WRLVL_CNTL); | |
254 | out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2); | |
255 | #if defined (CONFIG_DDR_ECC) | |
256 | out_be32(&ddr->err_int_en, CONFIG_SYS_DDR_ERR_INT_EN); | |
257 | out_be32(&ddr->err_disable, CONFIG_SYS_DDR_ERR_DIS); | |
258 | out_be32(&ddr->err_sbe, CONFIG_SYS_DDR_SBE); | |
259 | #endif | |
260 | udelay(500); | |
261 | ||
262 | out_be32(&ddr->sdram_cfg, CONFIG_SYS_DDR_CONTROL); | |
263 | #if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER) | |
264 | d_init = 1; | |
265 | debug("DDR - 1st controller: memory initializing\n"); | |
266 | /* | |
267 | * Poll until memory is initialized. | |
268 | * 512 Meg at 400 might hit this 200 times or so. | |
269 | */ | |
270 | while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) { | |
271 | udelay(1000); | |
272 | } | |
273 | debug("DDR: memory initialized\n\n"); | |
274 | udelay(500); | |
275 | #endif | |
276 | return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024; | |
277 | } | |
278 | #endif | |
279 | ||
280 | /* | |
281 | * Initialize Local Bus | |
282 | */ | |
283 | void | |
284 | local_bus_init(void) | |
285 | { | |
286 | volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); | |
f51cdaf1 | 287 | volatile fsl_lbc_t *lbc = LBC_BASE_ADDR; |
765547dc HW |
288 | |
289 | uint clkdiv; | |
765547dc HW |
290 | sys_info_t sysinfo; |
291 | ||
292 | get_sys_info(&sysinfo); | |
293 | clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2; | |
765547dc HW |
294 | |
295 | out_be32(&gur->lbiuiplldcr1, 0x00078080); | |
296 | if (clkdiv == 16) | |
297 | out_be32(&gur->lbiuiplldcr0, 0x7c0f1bf0); | |
298 | else if (clkdiv == 8) | |
299 | out_be32(&gur->lbiuiplldcr0, 0x6c0f1bf0); | |
300 | else if (clkdiv == 4) | |
301 | out_be32(&gur->lbiuiplldcr0, 0x5c0f1bf0); | |
302 | ||
303 | out_be32(&lbc->lcrr, (u32)in_be32(&lbc->lcrr)| 0x00030000); | |
304 | } | |
305 | ||
14809b6c AV |
306 | static void fdt_board_disable_serial(void *blob, bd_t *bd, const char *alias) |
307 | { | |
308 | const char *status = "disabled"; | |
309 | int off; | |
310 | int err; | |
311 | ||
312 | off = fdt_path_offset(blob, alias); | |
313 | if (off < 0) { | |
314 | printf("WARNING: could not find %s alias: %s.\n", alias, | |
315 | fdt_strerror(off)); | |
316 | return; | |
317 | } | |
318 | ||
319 | err = fdt_setprop(blob, off, "status", status, strlen(status) + 1); | |
320 | if (err) { | |
321 | printf("WARNING: could not set status for serial0: %s.\n", | |
322 | fdt_strerror(err)); | |
323 | return; | |
324 | } | |
325 | } | |
7f52ed5e AV |
326 | |
327 | /* | |
328 | * Because of an erratum in prototype boards it is impossible to use eSDHC | |
329 | * without disabling UART0 (which makes it quite easy to 'brick' the board | |
330 | * by simply issung 'setenv hwconfig esdhc', and not able to interact with | |
331 | * U-Boot anylonger). | |
332 | * | |
333 | * So, but default we assume that the board is a prototype, which is a most | |
334 | * safe assumption. There is no way to determine board revision from a | |
335 | * register, so we use hwconfig. | |
336 | */ | |
337 | ||
338 | static int prototype_board(void) | |
339 | { | |
340 | if (hwconfig_subarg("board", "rev", NULL)) | |
341 | return hwconfig_subarg_cmp("board", "rev", "prototype"); | |
342 | return 1; | |
343 | } | |
344 | ||
345 | static int esdhc_disables_uart0(void) | |
346 | { | |
347 | return prototype_board() || | |
348 | hwconfig_subarg_cmp("esdhc", "mode", "4-bits"); | |
349 | } | |
350 | ||
14809b6c AV |
351 | static void fdt_board_fixup_qe_uart(void *blob, bd_t *bd) |
352 | { | |
353 | u8 *bcsr = (u8 *)CONFIG_SYS_BCSR_BASE; | |
354 | const char *devtype = "serial"; | |
355 | const char *compat = "ucc_uart"; | |
356 | const char *clk = "brg9"; | |
357 | u32 portnum = 0; | |
358 | int off = -1; | |
359 | ||
360 | if (!hwconfig("qe_uart")) | |
361 | return; | |
362 | ||
363 | if (hwconfig("esdhc") && esdhc_disables_uart0()) { | |
364 | printf("QE UART: won't enable with esdhc.\n"); | |
365 | return; | |
366 | } | |
367 | ||
368 | fdt_board_disable_serial(blob, bd, "serial1"); | |
369 | ||
370 | while (1) { | |
371 | const u32 *idx; | |
372 | int len; | |
373 | ||
374 | off = fdt_node_offset_by_compatible(blob, off, "ucc_geth"); | |
375 | if (off < 0) { | |
376 | printf("WARNING: unable to fixup device tree for " | |
377 | "QE UART\n"); | |
378 | return; | |
379 | } | |
380 | ||
381 | idx = fdt_getprop(blob, off, "cell-index", &len); | |
382 | if (!idx || len != sizeof(*idx) || *idx != fdt32_to_cpu(2)) | |
383 | continue; | |
384 | break; | |
385 | } | |
386 | ||
387 | fdt_setprop(blob, off, "device_type", devtype, strlen(devtype) + 1); | |
388 | fdt_setprop(blob, off, "compatible", compat, strlen(compat) + 1); | |
389 | fdt_setprop(blob, off, "tx-clock-name", clk, strlen(clk) + 1); | |
390 | fdt_setprop(blob, off, "rx-clock-name", clk, strlen(clk) + 1); | |
391 | fdt_setprop(blob, off, "port-number", &portnum, sizeof(portnum)); | |
392 | ||
393 | setbits_8(&bcsr[15], BCSR15_QEUART_EN); | |
394 | } | |
395 | ||
396 | #ifdef CONFIG_FSL_ESDHC | |
397 | ||
7f52ed5e AV |
398 | int board_mmc_init(bd_t *bd) |
399 | { | |
400 | struct ccsr_gur *gur = (struct ccsr_gur *)CONFIG_SYS_MPC85xx_GUTS_ADDR; | |
401 | u8 *bcsr = (u8 *)CONFIG_SYS_BCSR_BASE; | |
402 | u8 bcsr6 = BCSR6_SD_CARD_1BIT; | |
403 | ||
404 | if (!hwconfig("esdhc")) | |
405 | return 0; | |
406 | ||
407 | printf("Enabling eSDHC...\n" | |
408 | " For eSDHC to function, I2C2 "); | |
409 | if (esdhc_disables_uart0()) { | |
410 | printf("and UART0 should be disabled.\n"); | |
411 | printf(" Redirecting stderr, stdout and stdin to UART1...\n"); | |
412 | console_assign(stderr, "eserial1"); | |
413 | console_assign(stdout, "eserial1"); | |
414 | console_assign(stdin, "eserial1"); | |
415 | printf("Switched to UART1 (initial log has been printed to " | |
416 | "UART0).\n"); | |
c4ca10f1 AV |
417 | |
418 | clrsetbits_be32(&gur->plppar1, PLPPAR1_UART0_BIT_MASK, | |
419 | PLPPAR1_ESDHC_4BITS_VAL); | |
420 | clrsetbits_be32(&gur->plpdir1, PLPDIR1_UART0_BIT_MASK, | |
421 | PLPDIR1_ESDHC_4BITS_VAL); | |
7f52ed5e AV |
422 | bcsr6 |= BCSR6_SD_CARD_4BITS; |
423 | } else { | |
424 | printf("should be disabled.\n"); | |
425 | } | |
426 | ||
427 | /* Assign I2C2 signals to eSDHC. */ | |
428 | clrsetbits_be32(&gur->plppar1, PLPPAR1_I2C_BIT_MASK, | |
429 | PLPPAR1_ESDHC_VAL); | |
430 | clrsetbits_be32(&gur->plpdir1, PLPDIR1_I2C_BIT_MASK, | |
431 | PLPDIR1_ESDHC_VAL); | |
432 | ||
433 | /* Mux I2C2 (and optionally UART0) signals to eSDHC. */ | |
434 | setbits_8(&bcsr[6], bcsr6); | |
435 | ||
436 | return fsl_esdhc_mmc_init(bd); | |
437 | } | |
438 | ||
439 | static void fdt_board_fixup_esdhc(void *blob, bd_t *bd) | |
440 | { | |
441 | const char *status = "disabled"; | |
14809b6c | 442 | int off = -1; |
7f52ed5e AV |
443 | |
444 | if (!hwconfig("esdhc")) | |
445 | return; | |
446 | ||
14809b6c AV |
447 | if (esdhc_disables_uart0()) |
448 | fdt_board_disable_serial(blob, bd, "serial0"); | |
7f52ed5e | 449 | |
7f52ed5e AV |
450 | while (1) { |
451 | const u32 *idx; | |
452 | int len; | |
453 | ||
454 | off = fdt_node_offset_by_compatible(blob, off, "fsl-i2c"); | |
455 | if (off < 0) | |
456 | break; | |
457 | ||
458 | idx = fdt_getprop(blob, off, "cell-index", &len); | |
459 | if (!idx || len != sizeof(*idx)) | |
460 | continue; | |
461 | ||
462 | if (*idx == 1) { | |
463 | fdt_setprop(blob, off, "status", status, | |
464 | strlen(status) + 1); | |
465 | break; | |
466 | } | |
467 | } | |
c4ca10f1 AV |
468 | |
469 | if (hwconfig_subarg_cmp("esdhc", "mode", "4-bits")) { | |
470 | off = fdt_node_offset_by_compatible(blob, -1, "fsl,esdhc"); | |
471 | if (off < 0) { | |
472 | printf("WARNING: could not find esdhc node\n"); | |
473 | return; | |
474 | } | |
475 | fdt_delprop(blob, off, "sdhci,1-bit-only"); | |
476 | } | |
7f52ed5e AV |
477 | } |
478 | #else | |
479 | static inline void fdt_board_fixup_esdhc(void *blob, bd_t *bd) {} | |
480 | #endif | |
481 | ||
3fca8037 AV |
482 | static void fdt_board_fixup_qe_usb(void *blob, bd_t *bd) |
483 | { | |
484 | u8 *bcsr = (u8 *)CONFIG_SYS_BCSR_BASE; | |
485 | ||
486 | if (hwconfig_subarg_cmp("qe_usb", "speed", "low")) | |
487 | clrbits_8(&bcsr[17], BCSR17_nUSBLOWSPD); | |
488 | else | |
489 | setbits_8(&bcsr[17], BCSR17_nUSBLOWSPD); | |
490 | ||
491 | if (hwconfig_subarg_cmp("qe_usb", "mode", "peripheral")) { | |
492 | clrbits_8(&bcsr[17], BCSR17_USBVCC); | |
493 | clrbits_8(&bcsr[17], BCSR17_USBMODE); | |
494 | do_fixup_by_compat(blob, "fsl,mpc8569-qe-usb", "mode", | |
495 | "peripheral", sizeof("peripheral"), 1); | |
496 | } else { | |
497 | setbits_8(&bcsr[17], BCSR17_USBVCC); | |
498 | setbits_8(&bcsr[17], BCSR17_USBMODE); | |
499 | } | |
500 | ||
501 | clrbits_8(&bcsr[17], BCSR17_nUSBEN); | |
502 | } | |
503 | ||
765547dc | 504 | #ifdef CONFIG_PCI |
c847e98b | 505 | void pci_init_board(void) |
765547dc | 506 | { |
d9180382 LY |
507 | #if defined(CONFIG_PQ_MDS_PIB) |
508 | pib_init(); | |
509 | #endif | |
510 | ||
94f2bc48 | 511 | fsl_pcie_init_board(0); |
765547dc HW |
512 | } |
513 | #endif /* CONFIG_PCI */ | |
514 | ||
515 | #if defined(CONFIG_OF_BOARD_SETUP) | |
765547dc HW |
516 | void ft_board_setup(void *blob, bd_t *bd) |
517 | { | |
f82107f6 HW |
518 | #if defined(CONFIG_SYS_UCC_RMII_MODE) |
519 | int nodeoff, off, err; | |
520 | unsigned int val; | |
521 | const u32 *ph; | |
522 | const u32 *index; | |
523 | ||
524 | /* fixup device tree for supporting rmii mode */ | |
525 | nodeoff = -1; | |
526 | while ((nodeoff = fdt_node_offset_by_compatible(blob, nodeoff, | |
527 | "ucc_geth")) >= 0) { | |
528 | err = fdt_setprop_string(blob, nodeoff, "tx-clock-name", | |
529 | "clk16"); | |
530 | if (err < 0) { | |
531 | printf("WARNING: could not set tx-clock-name %s.\n", | |
532 | fdt_strerror(err)); | |
533 | break; | |
534 | } | |
535 | ||
865ff856 AF |
536 | err = fdt_fixup_phy_connection(blob, nodeoff, |
537 | PHY_INTERFACE_MODE_RMII); | |
a1964ea5 | 538 | |
f82107f6 HW |
539 | if (err < 0) { |
540 | printf("WARNING: could not set phy-connection-type " | |
541 | "%s.\n", fdt_strerror(err)); | |
542 | break; | |
543 | } | |
544 | ||
545 | index = fdt_getprop(blob, nodeoff, "cell-index", 0); | |
546 | if (index == NULL) { | |
547 | printf("WARNING: could not get cell-index of ucc\n"); | |
548 | break; | |
549 | } | |
550 | ||
551 | ph = fdt_getprop(blob, nodeoff, "phy-handle", 0); | |
552 | if (ph == NULL) { | |
553 | printf("WARNING: could not get phy-handle of ucc\n"); | |
554 | break; | |
555 | } | |
556 | ||
557 | off = fdt_node_offset_by_phandle(blob, *ph); | |
558 | if (off < 0) { | |
559 | printf("WARNING: could not get phy node %s.\n", | |
560 | fdt_strerror(err)); | |
561 | break; | |
562 | } | |
563 | ||
564 | val = 0x7 + *index; /* RMII phy address starts from 0x8 */ | |
565 | ||
566 | err = fdt_setprop(blob, off, "reg", &val, sizeof(u32)); | |
567 | if (err < 0) { | |
568 | printf("WARNING: could not set reg for phy-handle " | |
569 | "%s.\n", fdt_strerror(err)); | |
570 | break; | |
571 | } | |
572 | } | |
573 | #endif | |
765547dc HW |
574 | ft_cpu_setup(blob, bd); |
575 | ||
6525d51f KG |
576 | FT_FSL_PCI_SETUP; |
577 | ||
7f52ed5e | 578 | fdt_board_fixup_esdhc(blob, bd); |
14809b6c | 579 | fdt_board_fixup_qe_uart(blob, bd); |
3fca8037 | 580 | fdt_board_fixup_qe_usb(blob, bd); |
765547dc HW |
581 | } |
582 | #endif |