]>
Commit | Line | Data |
---|---|---|
f39748ae WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
4 | * Marius Groeger <mgroeger@sysgo.de> | |
5 | * | |
6 | * (C) Copyright 2002 | |
792a09eb | 7 | * Gary Jennejohn, DENX Software Engineering, <garyj@denx.de> |
f39748ae WD |
8 | * |
9 | * See file CREDITS for list of people who contributed to this | |
10 | * project. | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or | |
13 | * modify it under the terms of the GNU General Public License as | |
14 | * published by the Free Software Foundation; either version 2 of | |
15 | * the License, or (at your option) any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; if not, write to the Free Software | |
24 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
25 | * MA 02111-1307 USA | |
26 | */ | |
27 | ||
28 | #include <common.h> | |
29 | #if defined(CONFIG_LH7A400) | |
30 | #include <lh7a400.h> | |
f39748ae WD |
31 | #elif defined(CONFIG_LH7A404) |
32 | #include <lh7a404.h> | |
f39748ae WD |
33 | #else |
34 | #error "No CPU defined!" | |
35 | #endif | |
f832d8a1 WD |
36 | #include <asm/mach-types.h> |
37 | ||
38 | #include <lpd7a400_cpld.h> | |
f39748ae | 39 | |
d87080b7 WD |
40 | DECLARE_GLOBAL_DATA_PTR; |
41 | ||
f39748ae WD |
42 | /* |
43 | * Miscellaneous platform dependent initialisations | |
44 | */ | |
45 | ||
46 | int board_init (void) | |
47 | { | |
f39748ae WD |
48 | /* set up the I/O ports */ |
49 | ||
f39748ae WD |
50 | /* enable flash programming */ |
51 | *(LPD7A400_CPLD_REGPTR(LPD7A400_CPLD_FLASH_REG)) |= FLASH_FPEN; | |
52 | ||
53 | /* Auto wakeup, LCD disable, WLAN enable */ | |
54 | *(LPD7A400_CPLD_REGPTR(LPD7A400_CPLD_CECTL_REG)) &= | |
55 | ~(CECTL_AWKP|CECTL_LCDV|CECTL_WLPE); | |
56 | ||
57 | /* Status LED 2 on (leds are active low) */ | |
58 | *(LPD7A400_CPLD_REGPTR(LPD7A400_CPLD_EXTGPIO_REG)) = | |
59 | (EXTGPIO_STATUS1|EXTGPIO_GPIO1) & ~(EXTGPIO_STATUS2); | |
60 | ||
f832d8a1 | 61 | #if defined(CONFIG_LH7A400) |
f39748ae WD |
62 | /* arch number of Logic-Board - MACH_TYPE_LPD7A400 */ |
63 | gd->bd->bi_arch_number = MACH_TYPE_LPD7A400; | |
f39748ae | 64 | #elif defined(CONFIG_LH7A404) |
f832d8a1 WD |
65 | /* arch number of Logic-Board - MACH_TYPE_LPD7A400 */ |
66 | gd->bd->bi_arch_number = MACH_TYPE_LPD7A404; | |
f39748ae WD |
67 | #endif |
68 | ||
69 | /* adress of boot parameters */ | |
70 | gd->bd->bi_boot_params = 0xc0000100; | |
71 | ||
72 | return 0; | |
73 | } | |
74 | ||
75 | int dram_init (void) | |
76 | { | |
f39748ae WD |
77 | gd->bd->bi_dram[0].start = PHYS_SDRAM_1; |
78 | gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE; | |
79 | ||
80 | return 0; | |
81 | } |