]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/nvidia/seaboard/seaboard.c
arm: Check for valid FDT after console is up
[people/ms/u-boot.git] / board / nvidia / seaboard / seaboard.c
CommitLineData
f4ef6668
TW
1/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <asm/io.h>
26#include <asm/arch/tegra2.h>
ca28090d
SG
27#include <asm/arch/clock.h>
28#include <asm/arch/funcmux.h>
ae03661f 29#include <asm/arch/pinmux.h>
977a39e6 30#include <asm/arch/mmc.h>
ccf7988b
TW
31#include <asm/gpio.h>
32#ifdef CONFIG_TEGRA2_MMC
33#include <mmc.h>
34#endif
f4ef6668 35
a04eba99
SG
36/* TODO: Remove this code when the SPI switch is working */
37#ifndef CONFIG_SPI_UART_SWITCH
f4ef6668 38/*
d5ef19b9 39 * Routine: gpio_config_uart_seaboard
f4ef6668
TW
40 * Description: Force GPIO_PI3 low on Seaboard so UART4 works.
41 */
d5ef19b9 42static void gpio_config_uart_seaboard(void)
f4ef6668 43{
f4ef6668 44 /* Enable UART via GPIO_PI3 (port 8, bit 3) so serial console works */
5fac236a
SW
45 gpio_request(GPIO_PI3, NULL);
46 gpio_direction_output(GPIO_PI3, 0);
f4ef6668 47}
ccf7988b 48
d5ef19b9
SW
49void gpio_config_uart(void)
50{
51 if (machine_is_ventana())
52 return;
53 gpio_config_uart_seaboard();
54}
a04eba99 55#endif
d5ef19b9 56
ccf7988b 57#ifdef CONFIG_TEGRA2_MMC
ae03661f
SW
58/*
59 * Routine: pin_mux_mmc
60 * Description: setup the pin muxes/tristate values for the SDMMC(s)
61 */
62static void pin_mux_mmc(void)
63{
ca28090d
SG
64 funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
65 funcmux_select(PERIPH_ID_SDMMC3, FUNCMUX_SDMMC3_SDB_4BIT);
ae03661f
SW
66
67 /* For power GPIO PI6 */
68 pinmux_tristate_disable(PINGRP_ATA);
69 /* For CD GPIO PI5 */
70 pinmux_tristate_disable(PINGRP_ATC);
71}
72
ae03661f
SW
73/* this is a weak define that we are overriding */
74int board_mmc_init(bd_t *bd)
75{
76 debug("board_mmc_init called\n");
77
78 /* Enable muxes, etc. for SDMMC controllers */
79 pin_mux_mmc();
ae03661f
SW
80
81 debug("board_mmc_init: init eMMC\n");
82 /* init dev 0, eMMC chip, with 4-bit bus */
83 /* The board has an 8-bit bus, but 8-bit doesn't work yet */
9877841f 84 tegra2_mmc_init(0, 4, -1, -1);
ae03661f
SW
85
86 debug("board_mmc_init: init SD slot\n");
87 /* init dev 1, SD slot, with 4-bit bus */
9877841f 88 tegra2_mmc_init(1, 4, GPIO_PI6, GPIO_PI5);
ccf7988b
TW
89
90 return 0;
91}
92#endif