[people/ms/u-boot.git] / board / prodrive / p3p440 / p3p440.c

/*
 * (C) Copyright 2005
 * Stefan Roese, DENX Software Engineering, sr@denx.de.
 *
 * Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <asm/processor.h>
#include <command.h>

#include "p3p440.h"

void set_led(int color)
{
	switch (color) {
	case LED_OFF:
		out32(GPIO0_OR,  in32(GPIO0_OR) & ~CFG_LED_GREEN & ~CFG_LED_RED);
		break;

	case LED_GREEN:
		out32(GPIO0_OR,  (in32(GPIO0_OR) | CFG_LED_GREEN) & ~CFG_LED_RED);
		break;

	case LED_RED:
		out32(GPIO0_OR,  (in32(GPIO0_OR) | CFG_LED_RED) & ~CFG_LED_GREEN);
		break;

	case LED_ORANGE:
		out32(GPIO0_OR,  in32(GPIO0_OR) | CFG_LED_GREEN | CFG_LED_RED);
		break;
	}
}

static int is_monarch(void)
{
	out32(GPIO0_OR,  in32(GPIO0_OR) & ~CFG_GPIO_RDY);
	udelay(1000);

	if (in32(GPIO0_IR) & CFG_MONARCH_IO)
		return 0;
	else
		return 1;
}

static void wait_for_pci_ready(void)
{
	/*
	 * Configure EREADY_IO as input
	 */
	out32(GPIO0_TCR, in32(GPIO0_TCR) & ~CFG_EREADY_IO);
	udelay(1000);

	for (;;) {
		if (in32(GPIO0_IR) & CFG_EREADY_IO)
			return;
        }

}

int board_early_init_f(void)
{
	uint reg;

	/*--------------------------------------------------------------------
	 * Setup the external bus controller/chip selects
	 *-------------------------------------------------------------------*/
	mtdcr(ebccfga, xbcfg);
	reg = mfdcr(ebccfgd);
	mtdcr(ebccfgd, reg | 0x04000000);	/* Set ATC */

	/*--------------------------------------------------------------------
	 * Setup pin multiplexing (GPIO/IRQ...)
	 *-------------------------------------------------------------------*/
	mtdcr(cpc0_gpio, 0x03F01F80);

	out32(GPIO0_ODR, 0x00000000);	/* no open drain pins      */
	out32(GPIO0_TCR, CFG_GPIO_RDY | CFG_EREADY_IO | CFG_LED_RED | CFG_LED_GREEN);
	out32(GPIO0_OR,  CFG_GPIO_RDY);

	/*--------------------------------------------------------------------
	 * Setup the interrupt controller polarities, triggers, etc.
	 *-------------------------------------------------------------------*/
	mtdcr(uic0sr, 0xffffffff);	/* clear all */
	mtdcr(uic0er, 0x00000000);	/* disable all */
	mtdcr(uic0cr, 0x00000001);	/* UIC1 crit is critical */
	mtdcr(uic0pr, 0xfffffe13);	/* per ref-board manual */
	mtdcr(uic0tr, 0x01c00008);	/* per ref-board manual */
	mtdcr(uic0vr, 0x00000001);	/* int31 highest, base=0x000 */
	mtdcr(uic0sr, 0xffffffff);	/* clear all */

	mtdcr(uic1sr, 0xffffffff);	/* clear all */
	mtdcr(uic1er, 0x00000000);	/* disable all */
	mtdcr(uic1cr, 0x00000000);	/* all non-critical */
	mtdcr(uic1pr, 0xffffe0ff);	/* per ref-board manual */
	mtdcr(uic1tr, 0x00ffc000);	/* per ref-board manual */
	mtdcr(uic1vr, 0x00000001);	/* int31 highest, base=0x000 */
	mtdcr(uic1sr, 0xffffffff);	/* clear all */

	return 0;
}

int checkboard(void)
{
	sys_info_t sysinfo;
	char *s = getenv("serial#");
	char buf[32];

	get_sys_info(&sysinfo);

	printf("Board: P3P440");
	if (s != NULL) {
		puts(", serial# ");
		puts(s);
	}

	if (is_monarch()) {
		puts(", Monarch");
	} else {
		puts(", None-Monarch");
	}

	putc('\n');

	printf("       at %s MHz (VCO=%lu, PLB=%lu, OPB=%lu, EBC=%lu MHz)\n",
	       strmhz(buf, sysinfo.freqProcessor),
	       sysinfo.freqVCOMhz / 1000000,
	       sysinfo.freqPLB / 1000000,
	       sysinfo.freqOPB / 1000000,
	       sysinfo.freqEPB / 1000000);

	return (0);
}

int misc_init_r (void)
{
	DECLARE_GLOBAL_DATA_PTR;

	/*
	 * Adjust flash start and offset to detected values
	 */
	gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
	gd->bd->bi_flashoffset = 0;

	/*
	 * Check if only one FLASH bank is available
	 */
	if (gd->bd->bi_flashsize != CFG_MAX_FLASH_BANKS * (0 - CFG_FLASH0)) {
		mtebc(pb1cr, 0);			/* disable cs */
		mtebc(pb1ap, 0);
		mtebc(pb2cr, 0);			/* disable cs */
		mtebc(pb2ap, 0);
		mtebc(pb3cr, 0);			/* disable cs */
		mtebc(pb3ap, 0);
	}

	return 0;
}

/*************************************************************************
 *  pci_pre_init
 *
 *  This routine is called just prior to registering the hose and gives
 *  the board the opportunity to check things. Returning a value of zero
 *  indicates that things are bad & PCI initialization should be aborted.
 *
 *	Different boards may wish to customize the pci controller structure
 *	(add regions, override default access routines, etc) or perform
 *	certain pre-initialization actions.
 *
 ************************************************************************/
#if defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT)
int pci_pre_init(struct pci_controller *hose)
{
	unsigned long strap;

	/*--------------------------------------------------------------------------+
	 *	The P3P440 board is always configured as the host & requires the
	 *	PCI arbiter to be disabled because it's an PMC module.
	 *--------------------------------------------------------------------------*/
	strap = mfdcr(cpc0_strp1);
	if (strap & 0x00100000) {
		printf("PCI: CPC0_STRP1[PAE] set.\n");
		return 0;
	}

	return 1;
}
#endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT) */

/*************************************************************************
 *  pci_target_init
 *
 *	The bootstrap configuration provides default settings for the pci
 *	inbound map (PIM). But the bootstrap config choices are limited and
 *	may not be sufficient for a given board.
 *
 ************************************************************************/
#if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
void pci_target_init(struct pci_controller *hose)
{
	DECLARE_GLOBAL_DATA_PTR;

	/*--------------------------------------------------------------------------+
	 * Disable everything
	 *--------------------------------------------------------------------------*/
	out32r(PCIX0_PIM0SA, 0);	/* disable */
	out32r(PCIX0_PIM1SA, 0);	/* disable */
	out32r(PCIX0_PIM2SA, 0);	/* disable */
	out32r(PCIX0_EROMBA, 0);	/* disable expansion rom */

	/*--------------------------------------------------------------------------+
	 * Map all of SDRAM to PCI address 0x0000_0000. Note that the 440 strapping
	 * options to not support sizes such as 128/256 MB.
	 *--------------------------------------------------------------------------*/
	out32r(PCIX0_PIM0LAL, CFG_SDRAM_BASE);
	out32r(PCIX0_PIM0LAH, 0);
	out32r(PCIX0_PIM0SA, ~(gd->ram_size - 1) | 1);

	out32r(PCIX0_BAR0, 0);

	/*--------------------------------------------------------------------------+
	 * Program the board's subsystem id/vendor id
	 *--------------------------------------------------------------------------*/
	out16r(PCIX0_SBSYSVID, CFG_PCI_SUBSYS_VENDORID);
	out16r(PCIX0_SBSYSID, CFG_PCI_SUBSYS_DEVICEID);

	out16r(PCIX0_CMD, in16r(PCIX0_CMD) | PCI_COMMAND_MEMORY);
}
#endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */

/*************************************************************************
 *  is_pci_host
 *
 *	This routine is called to determine if a pci scan should be
 *	performed. With various hardware environments (especially cPCI and
 *	PPMC) it's insufficient to depend on the state of the arbiter enable
 *	bit in the strap register, or generic host/adapter assumptions.
 *
 *	Rather than hard-code a bad assumption in the general 440 code, the
 *	440 pci code requires the board to decide at runtime.
 *
 *	Return 0 for adapter mode, non-zero for host (monarch) mode.
 *
 *
 ************************************************************************/
#if defined(CONFIG_PCI)
int is_pci_host(struct pci_controller *hose)
{
	if (is_monarch()) {
		wait_for_pci_ready();
		return 1;		/* return 1 for host controller */
	} else {
		return 0;		/* return 0 for adapter controller */
	}
}
#endif				/* defined(CONFIG_PCI) */
Commit	Line	Data
5568e613 SR	1	/*
	2	* (C) Copyright 2005
	3	* Stefan Roese, DENX Software Engineering, sr@denx.de.
	4	*
	5	* Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
	6	*
	7	* See file CREDITS for list of people who contributed to this
	8	* project.
	9	*
	10	* This program is free software; you can redistribute it and/or
	11	* modify it under the terms of the GNU General Public License as
	12	* published by the Free Software Foundation; either version 2 of
	13	* the License, or (at your option) any later version.
	14	*
	15	* This program is distributed in the hope that it will be useful,
	16	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	17	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	18	* GNU General Public License for more details.
	19	*
	20	* You should have received a copy of the GNU General Public License
	21	* along with this program; if not, write to the Free Software
	22	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	23	* MA 02111-1307 USA
	24	*/
	25
	26	#include <common.h>
	27	#include <asm/processor.h>
	28	#include <command.h>
	29
	30	#include "p3p440.h"
	31
	32	void set_led(int color)
	33	{
	34	switch (color) {
	35	case LED_OFF:
	36	out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_LED_GREEN & ~CFG_LED_RED);
	37	break;
	38
	39	case LED_GREEN:
	40	out32(GPIO0_OR, (in32(GPIO0_OR) \| CFG_LED_GREEN) & ~CFG_LED_RED);
	41	break;
	42
	43	case LED_RED:
	44	out32(GPIO0_OR, (in32(GPIO0_OR) \| CFG_LED_RED) & ~CFG_LED_GREEN);
	45	break;
	46
	47	case LED_ORANGE:
	48	out32(GPIO0_OR, in32(GPIO0_OR) \| CFG_LED_GREEN \| CFG_LED_RED);
	49	break;
	50	}
	51	}
	52
	53	static int is_monarch(void)
	54	{
	55	out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_GPIO_RDY);
	56	udelay(1000);
	57
	58	if (in32(GPIO0_IR) & CFG_MONARCH_IO)
	59	return 0;
	60	else
	61	return 1;
	62	}
	63
	64	static void wait_for_pci_ready(void)
65	{
66	/*
67	* Configure EREADY_IO as input
68	*/
69	out32(GPIO0_TCR, in32(GPIO0_TCR) & ~CFG_EREADY_IO);
70	udelay(1000);
71
72	for (;;) {
73	if (in32(GPIO0_IR) & CFG_EREADY_IO)
74	return;
75	}
76
77	}
78
79	int board_early_init_f(void)
80	{
81	uint reg;
82
83	/*--------------------------------------------------------------------
84	* Setup the external bus controller/chip selects
85	-------------------------------------------------------------------/
86	mtdcr(ebccfga, xbcfg);
87	reg = mfdcr(ebccfgd);
88	mtdcr(ebccfgd, reg \| 0x04000000); /* Set ATC */
89
90	/*--------------------------------------------------------------------
91	* Setup pin multiplexing (GPIO/IRQ...)
92	-------------------------------------------------------------------/
93	mtdcr(cpc0_gpio, 0x03F01F80);
94
95	out32(GPIO0_ODR, 0x00000000); /* no open drain pins */
96	out32(GPIO0_TCR, CFG_GPIO_RDY \| CFG_EREADY_IO \| CFG_LED_RED \| CFG_LED_GREEN);
97	out32(GPIO0_OR, CFG_GPIO_RDY);
98
99	/*--------------------------------------------------------------------
100	* Setup the interrupt controller polarities, triggers, etc.
101	-------------------------------------------------------------------/
102	mtdcr(uic0sr, 0xffffffff); /* clear all */
103	mtdcr(uic0er, 0x00000000); /* disable all */
104	mtdcr(uic0cr, 0x00000001); /* UIC1 crit is critical */
105	mtdcr(uic0pr, 0xfffffe13); /* per ref-board manual */
106	mtdcr(uic0tr, 0x01c00008); /* per ref-board manual */
107	mtdcr(uic0vr, 0x00000001); /* int31 highest, base=0x000 */
108	mtdcr(uic0sr, 0xffffffff); /* clear all */
109
110	mtdcr(uic1sr, 0xffffffff); /* clear all */
111	mtdcr(uic1er, 0x00000000); /* disable all */
112	mtdcr(uic1cr, 0x00000000); /* all non-critical */
113	mtdcr(uic1pr, 0xffffe0ff); /* per ref-board manual */
114	mtdcr(uic1tr, 0x00ffc000); /* per ref-board manual */
115	mtdcr(uic1vr, 0x00000001); /* int31 highest, base=0x000 */
116	mtdcr(uic1sr, 0xffffffff); /* clear all */
117
118	return 0;
119	}
120
121	int checkboard(void)
122	{
123	sys_info_t sysinfo;
124	char *s = getenv("serial#");
125	char buf[32];
126
127	get_sys_info(&sysinfo);
128
129	printf("Board: P3P440");
130	if (s != NULL) {
131	puts(", serial# ");
132	puts(s);
133	}
134
135	if (is_monarch()) {
136	puts(", Monarch");
137	} else {
138	puts(", None-Monarch");
139	}
140
141	putc('\n');
142
143	printf(" at %s MHz (VCO=%lu, PLB=%lu, OPB=%lu, EBC=%lu MHz)\n",
144	strmhz(buf, sysinfo.freqProcessor),
145	sysinfo.freqVCOMhz / 1000000,
146	sysinfo.freqPLB / 1000000,
147	sysinfo.freqOPB / 1000000,
148	sysinfo.freqEPB / 1000000);
149
150	return (0);
151	}
152
153	int misc_init_r (void)
154	{
155	DECLARE_GLOBAL_DATA_PTR;
156
157	/*
158	* Adjust flash start and offset to detected values
159	*/
160	gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
161	gd->bd->bi_flashoffset = 0;
162
163	/*
164	* Check if only one FLASH bank is available
165	*/
166	if (gd->bd->bi_flashsize != CFG_MAX_FLASH_BANKS * (0 - CFG_FLASH0)) {
167	mtebc(pb1cr, 0); /* disable cs */
168	mtebc(pb1ap, 0);
169	mtebc(pb2cr, 0); /* disable cs */
170	mtebc(pb2ap, 0);
171	mtebc(pb3cr, 0); /* disable cs */
172	mtebc(pb3ap, 0);
173	}
174
175	return 0;
176	}
177
178	/*************************************************************************
179	* pci_pre_init
180	*
181	* This routine is called just prior to registering the hose and gives
182	* the board the opportunity to check things. Returning a value of zero
183	* indicates that things are bad & PCI initialization should be aborted.
184	*
185	* Different boards may wish to customize the pci controller structure
186	* (add regions, override default access routines, etc) or perform
187	* certain pre-initialization actions.
188	*
189	************************************************************************/
190	#if defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT)
191	int pci_pre_init(struct pci_controller *hose)
192	{
193	unsigned long strap;
194
195	/*--------------------------------------------------------------------------+
196	* The P3P440 board is always configured as the host & requires the
197	* PCI arbiter to be disabled because it's an PMC module.
198	--------------------------------------------------------------------------/
199	strap = mfdcr(cpc0_strp1);
200	if (strap & 0x00100000) {
201	printf("PCI: CPC0_STRP1[PAE] set.\n");
202	return 0;
203	}
204
205	return 1;
206	}
207	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT) */
208
209	/*************************************************************************
210	* pci_target_init
211	*
212	* The bootstrap configuration provides default settings for the pci
213	* inbound map (PIM). But the bootstrap config choices are limited and
214	* may not be sufficient for a given board.
215	*
216	************************************************************************/
217	#if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
218	void pci_target_init(struct pci_controller *hose)
219	{
220	DECLARE_GLOBAL_DATA_PTR;
221
222	/*--------------------------------------------------------------------------+
223	* Disable everything
224	--------------------------------------------------------------------------/
225	out32r(PCIX0_PIM0SA, 0); /* disable */
226	out32r(PCIX0_PIM1SA, 0); /* disable */
227	out32r(PCIX0_PIM2SA, 0); /* disable */
228	out32r(PCIX0_EROMBA, 0); /* disable expansion rom */
229
230	/*--------------------------------------------------------------------------+
231	* Map all of SDRAM to PCI address 0x0000_0000. Note that the 440 strapping
232	* options to not support sizes such as 128/256 MB.
233	--------------------------------------------------------------------------/
234	out32r(PCIX0_PIM0LAL, CFG_SDRAM_BASE);
235	out32r(PCIX0_PIM0LAH, 0);
236	out32r(PCIX0_PIM0SA, ~(gd->ram_size - 1) \| 1);
237
238	out32r(PCIX0_BAR0, 0);
239
240	/*--------------------------------------------------------------------------+
241	* Program the board's subsystem id/vendor id
242	--------------------------------------------------------------------------/
243	out16r(PCIX0_SBSYSVID, CFG_PCI_SUBSYS_VENDORID);
244	out16r(PCIX0_SBSYSID, CFG_PCI_SUBSYS_DEVICEID);
245
246	out16r(PCIX0_CMD, in16r(PCIX0_CMD) \| PCI_COMMAND_MEMORY);
247	}
248	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */
249
250	/*************************************************************************
251	* is_pci_host
252	*
253	* This routine is called to determine if a pci scan should be
254	* performed. With various hardware environments (especially cPCI and
255	* PPMC) it's insufficient to depend on the state of the arbiter enable
256	* bit in the strap register, or generic host/adapter assumptions.
257	*
258	* Rather than hard-code a bad assumption in the general 440 code, the
259	* 440 pci code requires the board to decide at runtime.
260	*
261	* Return 0 for adapter mode, non-zero for host (monarch) mode.
262	*
263	*
264	************************************************************************/
265	#if defined(CONFIG_PCI)
266	int is_pci_host(struct pci_controller *hose)
267	{
268	if (is_monarch()) {
269	wait_for_pci_ready();
270	return 1; /* return 1 for host controller */
271	} else {
272	return 0; /* return 0 for adapter controller */
273	}
274	}
275	#endif /* defined(CONFIG_PCI) */