]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | # SPDX-License-Identifier: GPL-2.0+ |
e5841e12 LP |
2 | # |
3 | # Copyright (C) 2011-2012 | |
4 | # Gerald Kerma <dreagle@doukki.net> | |
5 | # Simon Baatz <gmbnomis@gmail.com> | |
3fdf7596 | 6 | # Luka Perkov <luka@openwrt.org> |
b1e6c4c3 | 7 | # Refer doc/README.kwbimage for more details about how-to configure |
e5841e12 LP |
8 | # and create kirkwood boot image |
9 | # | |
10 | ||
11 | # Boot Media configurations | |
49413ea3 | 12 | BOOT_FROM nand |
e5841e12 LP |
13 | NAND_ECC_MODE default |
14 | NAND_PAGE_SIZE 0x0800 | |
15 | ||
16 | # SOC registers configuration using bootrom header extension | |
17 | # Maximum KWBIMAGE_MAX_CONFIG configurations allowed | |
18 | ||
19 | # Configure RGMII-0 interface pad voltage to 1.8V | |
20 | DATA 0xffd100e0 0x1b1b1b9b | |
21 | ||
49413ea3 | 22 | # Dram initalization for SINGLE x16 CL=5 @ 400MHz |
e5841e12 LP |
23 | DATA 0xffd01400 0x43000c30 # DDR Configuration register |
24 | # bit13-0: 0xc30, (3120 DDR2 clks refresh rate) | |
25 | # bit23-14: 0x0, | |
49413ea3 LP |
26 | # bit24: 0x1, enable exit self refresh mode on DDR access |
27 | # bit25: 0x1, required | |
e5841e12 LP |
28 | # bit29-26: 0x0, |
29 | # bit31-30: 0x1, | |
30 | ||
31 | DATA 0xffd01404 0x37543000 # DDR Controller Control Low | |
32 | # bit4: 0x0, addr/cmd in smame cycle | |
33 | # bit5: 0x0, clk is driven during self refresh, we don't care for APX | |
34 | # bit6: 0x0, use recommended falling edge of clk for addr/cmd | |
35 | # bit14: 0x0, input buffer always powered up | |
36 | # bit18: 0x1, cpu lock transaction enabled | |
37 | # bit23-20: 0x5, recommended value for CL=5 and STARTBURST_DEL disabled bit31=0 | |
38 | # bit27-24: 0x7, CL+2, STARTBURST sample stages, for freqs 400MHz, unbuffered DIMM | |
39 | # bit30-28: 0x3, required | |
40 | # bit31: 0x0, no additional STARTBURST delay | |
41 | ||
42 | DATA 0xffd01408 0x22125451 # DDR Timing (Low) (active cycles value +1) | |
43 | # bit3-0: TRAS lsbs | |
44 | # bit7-4: TRCD | |
45 | # bit11-8: TRP | |
46 | # bit15-12: TWR | |
47 | # bit19-16: TWTR | |
48 | # bit20: TRAS msb | |
49 | # bit23-21: 0x0 | |
50 | # bit27-24: TRRD | |
51 | # bit31-28: TRTP | |
52 | ||
53 | DATA 0xffd0140c 0x00000a33 # DDR Timing (High) | |
54 | # bit6-0: TRFC | |
55 | # bit8-7: TR2R | |
56 | # bit10-9: TR2W | |
57 | # bit12-11: TW2W | |
58 | # bit31-13: 0x0, required | |
59 | ||
60 | DATA 0xffd01410 0x0000000c # DDR Address Control | |
61 | # bit1-0: 00, Cs0width (x8) | |
62 | # bit3-2: 11, Cs0size (1Gb) | |
63 | # bit5-4: 00, Cs1width (x8) | |
64 | # bit7-6: 11, Cs1size (1Gb) | |
49413ea3 LP |
65 | # bit9-8: 00, Cs2width (nonexistent) |
66 | # bit11-10: 00, Cs2size (nonexistent) | |
67 | # bit13-12: 00, Cs3width (nonexistent) | |
68 | # bit15-14: 00, Cs3size (nonexistent) | |
e5841e12 LP |
69 | # bit16: 0, Cs0AddrSel |
70 | # bit17: 0, Cs1AddrSel | |
71 | # bit18: 0, Cs2AddrSel | |
72 | # bit19: 0, Cs3AddrSel | |
73 | # bit31-20: 0x0, required | |
74 | ||
75 | DATA 0xffd01414 0x00000000 # DDR Open Pages Control | |
76 | # bit0: 0, OpenPage enabled | |
77 | # bit31-1: 0x0, required | |
78 | ||
79 | DATA 0xffd01418 0x00000000 # DDR Operation | |
80 | # bit3-0: 0x0, DDR cmd | |
81 | # bit31-4: 0x0, required | |
82 | ||
83 | DATA 0xffd0141c 0x00000c52 # DDR Mode | |
84 | # bit2-0: 0x2, BurstLen=2 required | |
85 | # bit3: 0x0, BurstType=0 required | |
86 | # bit6-4: 0x4, CL=5 | |
87 | # bit7: 0x0, TestMode=0 normal | |
88 | # bit8: 0x0, DLL reset=0 normal | |
49413ea3 | 89 | # bit11-9: 0x6, auto-precharge write recovery |
e5841e12 LP |
90 | # bit12: 0x0, PD must be zero |
91 | # bit31-13: 0x0, required | |
92 | ||
93 | DATA 0xffd01420 0x00000040 # DDR Extended Mode | |
94 | # bit0: 0, DDR DLL enabled | |
95 | # bit1: 0, DDR drive strenght normal | |
96 | # bit2: 1, DDR ODT control lsd (disabled) | |
97 | # bit5-3: 0x0, required | |
98 | # bit6: 0, DDR ODT control msb, (disabled) | |
99 | # bit9-7: 0x0, required | |
100 | # bit10: 0, differential DQS enabled | |
101 | # bit11: 0, required | |
102 | # bit12: 0, DDR output buffer enabled | |
103 | # bit31-13: 0x0, required | |
104 | ||
105 | DATA 0xffd01424 0x0000f17f # DDR Controller Control High | |
106 | # bit2-0: 0x7, required | |
107 | # bit3: 0x1, MBUS Burst Chop disabled | |
108 | # bit6-4: 0x7, required | |
109 | # bit7: 0x0, | |
110 | # bit8: 0x1, add writepath sample stage, must be 1 for DDR freq >= 300MHz | |
111 | # bit9: 0x0, no half clock cycle addition to dataout | |
112 | # bit10: 0x0, 1/4 clock cycle skew enabled for addr/ctl signals | |
113 | # bit11: 0x0, 1/4 clock cycle skew disabled for write mesh | |
114 | # bit15-12: 0xf, required | |
115 | # bit31-16: 0, required | |
116 | ||
117 | DATA 0xffd01428 0x00085520 # DDR2 ODT Read Timing (default values) | |
118 | DATA 0xffd0147c 0x00008552 # DDR2 ODT Write Timing (default values) | |
119 | ||
120 | DATA 0xffd01500 0x00000000 # CS[0]n Base address to 0x0 | |
121 | DATA 0xffd01504 0x0ffffff1 # CS[0]n Size | |
122 | # bit0: 0x1, Window enabled | |
123 | # bit1: 0x0, Write Protect disabled | |
124 | # bit3-2: 0x0, CS0 hit selected | |
125 | # bit23-4: 0xfffff, required | |
126 | # bit31-24: 0x0f, Size (i.e. 256MB) | |
127 | ||
128 | DATA 0xffd01508 0x10000000 # CS[1]n Base address to 256Mb | |
129 | DATA 0xffd0150c 0x00000000 # CS[1]n Size, window disabled | |
130 | ||
131 | DATA 0xffd01514 0x00000000 # CS[2]n Size, window disabled | |
132 | DATA 0xffd0151c 0x00000000 # CS[3]n Size, window disabled | |
133 | ||
134 | DATA 0xffd01494 0x00030000 # DDR ODT Control (Low) | |
135 | # bit3-0: ODT0Rd, MODT[0] asserted during read from DRAM CS1 | |
136 | # bit7-4: ODT0Rd, MODT[0] asserted during read from DRAM CS0 | |
137 | # bit19-16:2, ODT0Wr, MODT[0] asserted during write to DRAM CS1 | |
138 | # bit23-20:1, ODT0Wr, MODT[0] asserted during write to DRAM CS0 | |
139 | ||
140 | DATA 0xffd01498 0x00000000 # DDR ODT Control (High) | |
141 | # bit1-0: 0x0, ODT0 controlled by ODT Control (low) register above | |
142 | # bit3-2: 0x1, ODT1 active NEVER! | |
143 | # bit31-4: 0x0, required | |
144 | ||
145 | DATA 0xffd0149c 0x0000e803 # CPU ODT Control | |
146 | DATA 0xffd01480 0x00000001 # DDR Initialization Control | |
147 | # bit0: 0x1, enable DDR init upon this register write | |
148 | ||
49413ea3 LP |
149 | DATA 0xffd20134 0x66666666 # L2 RAM Timing 0 Register |
150 | DATA 0xffd20138 0x66666666 # L2 RAM Timing 1 Register | |
e5841e12 LP |
151 | |
152 | # End of Header extension | |
153 | DATA 0x0 0x0 |