]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/xilinx/microblaze-generic/microblaze-generic.c
net: emaclite: Move RX/TX ping pong initialization to
[people/ms/u-boot.git] / board / xilinx / microblaze-generic / microblaze-generic.c
CommitLineData
76316a31
MS
1/*
2 * (C) Copyright 2007 Michal Simek
3 *
4 * Michal SIMEK <monstr@monstr.eu>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/* This is a board specific file. It's OK to include board specific
26 * header files */
27
28#include <common.h>
342cd097 29#include <config.h>
d69f8f41 30#include <netdev.h>
19bf1fba
MS
31#include <asm/microblaze_intc.h>
32#include <asm/asm.h>
76316a31 33
882b7d72 34int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
76316a31 35{
6d0f6bcf
JCPV
36#ifdef CONFIG_SYS_GPIO_0
37 *((unsigned long *)(CONFIG_SYS_GPIO_0_ADDR)) =
38 ++(*((unsigned long *)(CONFIG_SYS_GPIO_0_ADDR)));
76316a31 39#endif
6d0f6bcf 40#ifdef CONFIG_SYS_RESET_ADDRESS
76316a31
MS
41 puts ("Reseting board\n");
42 asm ("bra r0");
43#endif
882b7d72 44 return 0;
76316a31
MS
45}
46
47int gpio_init (void)
48{
6d0f6bcf
JCPV
49#ifdef CONFIG_SYS_GPIO_0
50 *((unsigned long *)(CONFIG_SYS_GPIO_0_ADDR)) = 0xFFFFFFFF;
76316a31
MS
51#endif
52 return 0;
53}
19bf1fba 54
6d0f6bcf 55#ifdef CONFIG_SYS_FSL_2
19bf1fba
MS
56void fsl_isr2 (void *arg) {
57 volatile int num;
6d0f6bcf
JCPV
58 *((unsigned int *)(CONFIG_SYS_GPIO_0_ADDR + 0x4)) =
59 ++(*((unsigned int *)(CONFIG_SYS_GPIO_0_ADDR + 0x4)));
19bf1fba
MS
60 GET (num, 2);
61 NGET (num, 2);
62 puts("*");
63}
64
b2664097 65int fsl_init2 (void) {
19bf1fba 66 puts("fsl_init2\n");
b2664097
MS
67 install_interrupt_handler (FSL_INTR_2, fsl_isr2, NULL);
68 return 0;
19bf1fba
MS
69}
70#endif
d69f8f41
MS
71
72int board_eth_init(bd_t *bis)
73{
c1044a1e 74 int ret = 0;
d69f8f41 75#ifdef CONFIG_XILINX_EMACLITE
c1044a1e
MS
76 u32 txpp = 0;
77 u32 rxpp = 0;
78# ifdef CONFIG_XILINX_EMACLITE_TX_PING_PONG
79 txpp = 1;
80# endif
81# ifdef CONFIG_XILINX_EMACLITE_RX_PING_PONG
82 rxpp = 1;
83# endif
84 ret |= xilinx_emaclite_initialize(bis, XILINX_EMACLITE_BASEADDR,
85 txpp, rxpp);
d69f8f41 86#endif
c1044a1e 87 return ret;
d69f8f41 88}