]>
Commit | Line | Data |
---|---|---|
81a8824f WD |
1 | /* |
2 | * (C) Copyright 2001 | |
3 | * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com. | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | /* | |
25 | * I2C Functions similar to the standard memory functions. | |
26 | * | |
27 | * There are several parameters in many of the commands that bear further | |
28 | * explanations: | |
29 | * | |
81a8824f WD |
30 | * {i2c_chip} is the I2C chip address (the first byte sent on the bus). |
31 | * Each I2C chip on the bus has a unique address. On the I2C data bus, | |
32 | * the address is the upper seven bits and the LSB is the "read/write" | |
33 | * bit. Note that the {i2c_chip} address specified on the command | |
34 | * line is not shifted up: e.g. a typical EEPROM memory chip may have | |
35 | * an I2C address of 0x50, but the data put on the bus will be 0xA0 | |
36 | * for write and 0xA1 for read. This "non shifted" address notation | |
37 | * matches at least half of the data sheets :-/. | |
38 | * | |
39 | * {addr} is the address (or offset) within the chip. Small memory | |
40 | * chips have 8 bit addresses. Large memory chips have 16 bit | |
41 | * addresses. Other memory chips have 9, 10, or 11 bit addresses. | |
42 | * Many non-memory chips have multiple registers and {addr} is used | |
43 | * as the register index. Some non-memory chips have only one register | |
44 | * and therefore don't need any {addr} parameter. | |
45 | * | |
46 | * The default {addr} parameter is one byte (.1) which works well for | |
47 | * memories and registers with 8 bits of address space. | |
48 | * | |
49 | * You can specify the length of the {addr} field with the optional .0, | |
50 | * .1, or .2 modifier (similar to the .b, .w, .l modifier). If you are | |
51 | * manipulating a single register device which doesn't use an address | |
52 | * field, use "0.0" for the address and the ".0" length field will | |
53 | * suppress the address in the I2C data stream. This also works for | |
54 | * successive reads using the I2C auto-incrementing memory pointer. | |
55 | * | |
56 | * If you are manipulating a large memory with 2-byte addresses, use | |
57 | * the .2 address modifier, e.g. 210.2 addresses location 528 (decimal). | |
58 | * | |
59 | * Then there are the unfortunate memory chips that spill the most | |
60 | * significant 1, 2, or 3 bits of address into the chip address byte. | |
61 | * This effectively makes one chip (logically) look like 2, 4, or | |
62 | * 8 chips. This is handled (awkwardly) by #defining | |
6d0f6bcf | 63 | * CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW and using the .1 modifier on the |
81a8824f WD |
64 | * {addr} field (since .1 is the default, it doesn't actually have to |
65 | * be specified). Examples: given a memory chip at I2C chip address | |
66 | * 0x50, the following would happen... | |
0f89c54b | 67 | * i2c md 50 0 10 display 16 bytes starting at 0x000 |
81a8824f | 68 | * On the bus: <S> A0 00 <E> <S> A1 <rd> ... <rd> |
0f89c54b | 69 | * i2c md 50 100 10 display 16 bytes starting at 0x100 |
81a8824f | 70 | * On the bus: <S> A2 00 <E> <S> A3 <rd> ... <rd> |
0f89c54b | 71 | * i2c md 50 210 10 display 16 bytes starting at 0x210 |
81a8824f WD |
72 | * On the bus: <S> A4 10 <E> <S> A5 <rd> ... <rd> |
73 | * This is awfully ugly. It would be nice if someone would think up | |
74 | * a better way of handling this. | |
75 | * | |
76 | * Adapted from cmd_mem.c which is copyright Wolfgang Denk (wd@denx.de). | |
77 | */ | |
78 | ||
79 | #include <common.h> | |
80 | #include <command.h> | |
67b23a32 | 81 | #include <environment.h> |
81a8824f | 82 | #include <i2c.h> |
67b23a32 | 83 | #include <malloc.h> |
81a8824f WD |
84 | #include <asm/byteorder.h> |
85 | ||
81a8824f WD |
86 | /* Display values from last command. |
87 | * Memory modify remembered values are different from display memory. | |
88 | */ | |
89 | static uchar i2c_dp_last_chip; | |
90 | static uint i2c_dp_last_addr; | |
91 | static uint i2c_dp_last_alen; | |
92 | static uint i2c_dp_last_length = 0x10; | |
93 | ||
94 | static uchar i2c_mm_last_chip; | |
95 | static uint i2c_mm_last_addr; | |
96 | static uint i2c_mm_last_alen; | |
97 | ||
bb99ad6d BW |
98 | /* If only one I2C bus is present, the list of devices to ignore when |
99 | * the probe command is issued is represented by a 1D array of addresses. | |
100 | * When multiple buses are present, the list is an array of bus-address | |
101 | * pairs. The following macros take care of this */ | |
102 | ||
6d0f6bcf | 103 | #if defined(CONFIG_SYS_I2C_NOPROBES) |
bb99ad6d BW |
104 | #if defined(CONFIG_I2C_MULTI_BUS) |
105 | static struct | |
106 | { | |
107 | uchar bus; | |
108 | uchar addr; | |
6d0f6bcf | 109 | } i2c_no_probes[] = CONFIG_SYS_I2C_NOPROBES; |
bb99ad6d BW |
110 | #define GET_BUS_NUM i2c_get_bus_num() |
111 | #define COMPARE_BUS(b,i) (i2c_no_probes[(i)].bus == (b)) | |
112 | #define COMPARE_ADDR(a,i) (i2c_no_probes[(i)].addr == (a)) | |
113 | #define NO_PROBE_ADDR(i) i2c_no_probes[(i)].addr | |
114 | #else /* single bus */ | |
6d0f6bcf | 115 | static uchar i2c_no_probes[] = CONFIG_SYS_I2C_NOPROBES; |
bb99ad6d BW |
116 | #define GET_BUS_NUM 0 |
117 | #define COMPARE_BUS(b,i) ((b) == 0) /* Make compiler happy */ | |
118 | #define COMPARE_ADDR(a,i) (i2c_no_probes[(i)] == (a)) | |
119 | #define NO_PROBE_ADDR(i) i2c_no_probes[(i)] | |
120 | #endif /* CONFIG_MULTI_BUS */ | |
121 | ||
122 | #define NUM_ELEMENTS_NOPROBE (sizeof(i2c_no_probes)/sizeof(i2c_no_probes[0])) | |
81a8824f WD |
123 | #endif |
124 | ||
67b23a32 HS |
125 | #if defined(CONFIG_I2C_MUX) |
126 | static I2C_MUX_DEVICE *i2c_mux_devices = NULL; | |
6d0f6bcf | 127 | static int i2c_mux_busid = CONFIG_SYS_MAX_I2C_BUS; |
67b23a32 HS |
128 | |
129 | DECLARE_GLOBAL_DATA_PTR; | |
130 | ||
131 | #endif | |
132 | ||
655b34a7 PT |
133 | /* TODO: Implement architecture-specific get/set functions */ |
134 | unsigned int __def_i2c_get_bus_speed(void) | |
135 | { | |
136 | return CONFIG_SYS_I2C_SPEED; | |
137 | } | |
138 | unsigned int i2c_get_bus_speed(void) | |
139 | __attribute__((weak, alias("__def_i2c_get_bus_speed"))); | |
140 | ||
141 | int __def_i2c_set_bus_speed(unsigned int speed) | |
142 | { | |
143 | if (speed != CONFIG_SYS_I2C_SPEED) | |
144 | return -1; | |
145 | ||
146 | return 0; | |
147 | } | |
148 | int i2c_set_bus_speed(unsigned int) | |
149 | __attribute__((weak, alias("__def_i2c_set_bus_speed"))); | |
150 | ||
81a8824f WD |
151 | /* |
152 | * Syntax: | |
0f89c54b | 153 | * i2c md {i2c_chip} {addr}{.0, .1, .2} {len} |
81a8824f WD |
154 | */ |
155 | #define DISP_LINE_LEN 16 | |
156 | ||
157 | int do_i2c_md ( cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) | |
158 | { | |
159 | u_char chip; | |
160 | uint addr, alen, length; | |
161 | int j, nbytes, linebytes; | |
162 | ||
163 | /* We use the last specified parameters, unless new ones are | |
164 | * entered. | |
165 | */ | |
166 | chip = i2c_dp_last_chip; | |
167 | addr = i2c_dp_last_addr; | |
168 | alen = i2c_dp_last_alen; | |
169 | length = i2c_dp_last_length; | |
170 | ||
171 | if (argc < 3) { | |
62c3ae7c | 172 | cmd_usage(cmdtp); |
81a8824f WD |
173 | return 1; |
174 | } | |
175 | ||
176 | if ((flag & CMD_FLAG_REPEAT) == 0) { | |
177 | /* | |
178 | * New command specified. | |
179 | */ | |
180 | alen = 1; | |
181 | ||
182 | /* | |
183 | * I2C chip address | |
184 | */ | |
185 | chip = simple_strtoul(argv[1], NULL, 16); | |
186 | ||
187 | /* | |
188 | * I2C data address within the chip. This can be 1 or | |
189 | * 2 bytes long. Some day it might be 3 bytes long :-). | |
190 | */ | |
191 | addr = simple_strtoul(argv[2], NULL, 16); | |
192 | alen = 1; | |
e857a5bd | 193 | for (j = 0; j < 8; j++) { |
81a8824f WD |
194 | if (argv[2][j] == '.') { |
195 | alen = argv[2][j+1] - '0'; | |
196 | if (alen > 4) { | |
62c3ae7c | 197 | cmd_usage(cmdtp); |
81a8824f WD |
198 | return 1; |
199 | } | |
200 | break; | |
e857a5bd | 201 | } else if (argv[2][j] == '\0') |
81a8824f | 202 | break; |
81a8824f WD |
203 | } |
204 | ||
205 | /* | |
206 | * If another parameter, it is the length to display. | |
207 | * Length is the number of objects, not number of bytes. | |
208 | */ | |
209 | if (argc > 3) | |
210 | length = simple_strtoul(argv[3], NULL, 16); | |
211 | } | |
212 | ||
213 | /* | |
214 | * Print the lines. | |
215 | * | |
216 | * We buffer all read data, so we can make sure data is read only | |
217 | * once. | |
218 | */ | |
219 | nbytes = length; | |
220 | do { | |
221 | unsigned char linebuf[DISP_LINE_LEN]; | |
222 | unsigned char *cp; | |
223 | ||
224 | linebytes = (nbytes > DISP_LINE_LEN) ? DISP_LINE_LEN : nbytes; | |
225 | ||
e857a5bd | 226 | if (i2c_read(chip, addr, alen, linebuf, linebytes) != 0) |
4b9206ed | 227 | puts ("Error reading the chip.\n"); |
e857a5bd | 228 | else { |
81a8824f WD |
229 | printf("%04x:", addr); |
230 | cp = linebuf; | |
231 | for (j=0; j<linebytes; j++) { | |
232 | printf(" %02x", *cp++); | |
233 | addr++; | |
234 | } | |
4b9206ed | 235 | puts (" "); |
81a8824f WD |
236 | cp = linebuf; |
237 | for (j=0; j<linebytes; j++) { | |
238 | if ((*cp < 0x20) || (*cp > 0x7e)) | |
4b9206ed | 239 | puts ("."); |
81a8824f WD |
240 | else |
241 | printf("%c", *cp); | |
242 | cp++; | |
243 | } | |
4b9206ed | 244 | putc ('\n'); |
81a8824f WD |
245 | } |
246 | nbytes -= linebytes; | |
247 | } while (nbytes > 0); | |
248 | ||
249 | i2c_dp_last_chip = chip; | |
250 | i2c_dp_last_addr = addr; | |
251 | i2c_dp_last_alen = alen; | |
252 | i2c_dp_last_length = length; | |
253 | ||
254 | return 0; | |
255 | } | |
256 | ||
81a8824f WD |
257 | |
258 | /* Write (fill) memory | |
259 | * | |
260 | * Syntax: | |
0f89c54b | 261 | * i2c mw {i2c_chip} {addr}{.0, .1, .2} {data} [{count}] |
81a8824f WD |
262 | */ |
263 | int do_i2c_mw ( cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) | |
264 | { | |
265 | uchar chip; | |
266 | ulong addr; | |
267 | uint alen; | |
268 | uchar byte; | |
269 | int count; | |
270 | int j; | |
271 | ||
272 | if ((argc < 4) || (argc > 5)) { | |
62c3ae7c | 273 | cmd_usage(cmdtp); |
81a8824f WD |
274 | return 1; |
275 | } | |
276 | ||
277 | /* | |
53677ef1 WD |
278 | * Chip is always specified. |
279 | */ | |
81a8824f WD |
280 | chip = simple_strtoul(argv[1], NULL, 16); |
281 | ||
282 | /* | |
283 | * Address is always specified. | |
284 | */ | |
285 | addr = simple_strtoul(argv[2], NULL, 16); | |
286 | alen = 1; | |
e857a5bd | 287 | for (j = 0; j < 8; j++) { |
81a8824f WD |
288 | if (argv[2][j] == '.') { |
289 | alen = argv[2][j+1] - '0'; | |
e857a5bd | 290 | if (alen > 4) { |
62c3ae7c | 291 | cmd_usage(cmdtp); |
81a8824f WD |
292 | return 1; |
293 | } | |
294 | break; | |
e857a5bd | 295 | } else if (argv[2][j] == '\0') |
81a8824f | 296 | break; |
81a8824f WD |
297 | } |
298 | ||
299 | /* | |
300 | * Value to write is always specified. | |
301 | */ | |
302 | byte = simple_strtoul(argv[3], NULL, 16); | |
303 | ||
304 | /* | |
305 | * Optional count | |
306 | */ | |
e857a5bd | 307 | if (argc == 5) |
81a8824f | 308 | count = simple_strtoul(argv[4], NULL, 16); |
e857a5bd | 309 | else |
81a8824f | 310 | count = 1; |
81a8824f WD |
311 | |
312 | while (count-- > 0) { | |
e857a5bd | 313 | if (i2c_write(chip, addr++, alen, &byte, 1) != 0) |
4b9206ed | 314 | puts ("Error writing the chip.\n"); |
81a8824f WD |
315 | /* |
316 | * Wait for the write to complete. The write can take | |
317 | * up to 10mSec (we allow a little more time). | |
318 | * | |
319 | * On some chips, while the write is in progress, the | |
320 | * chip doesn't respond. This apparently isn't a | |
321 | * universal feature so we don't take advantage of it. | |
322 | */ | |
d4f5c728 | 323 | /* |
324 | * No write delay with FRAM devices. | |
325 | */ | |
6d0f6bcf | 326 | #if !defined(CONFIG_SYS_I2C_FRAM) |
81a8824f | 327 | udelay(11000); |
d4f5c728 | 328 | #endif |
329 | ||
81a8824f | 330 | #if 0 |
e857a5bd | 331 | for (timeout = 0; timeout < 10; timeout++) { |
81a8824f | 332 | udelay(2000); |
e857a5bd | 333 | if (i2c_probe(chip) == 0) |
81a8824f WD |
334 | break; |
335 | } | |
336 | #endif | |
337 | } | |
338 | ||
339 | return (0); | |
340 | } | |
341 | ||
81a8824f WD |
342 | /* Calculate a CRC on memory |
343 | * | |
344 | * Syntax: | |
0f89c54b | 345 | * i2c crc32 {i2c_chip} {addr}{.0, .1, .2} {count} |
81a8824f WD |
346 | */ |
347 | int do_i2c_crc (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) | |
348 | { | |
349 | uchar chip; | |
350 | ulong addr; | |
351 | uint alen; | |
352 | int count; | |
353 | uchar byte; | |
354 | ulong crc; | |
355 | ulong err; | |
356 | int j; | |
357 | ||
358 | if (argc < 4) { | |
62c3ae7c | 359 | cmd_usage(cmdtp); |
81a8824f WD |
360 | return 1; |
361 | } | |
362 | ||
363 | /* | |
53677ef1 WD |
364 | * Chip is always specified. |
365 | */ | |
81a8824f WD |
366 | chip = simple_strtoul(argv[1], NULL, 16); |
367 | ||
368 | /* | |
369 | * Address is always specified. | |
370 | */ | |
371 | addr = simple_strtoul(argv[2], NULL, 16); | |
372 | alen = 1; | |
e857a5bd | 373 | for (j = 0; j < 8; j++) { |
81a8824f WD |
374 | if (argv[2][j] == '.') { |
375 | alen = argv[2][j+1] - '0'; | |
e857a5bd | 376 | if (alen > 4) { |
62c3ae7c | 377 | cmd_usage(cmdtp); |
81a8824f WD |
378 | return 1; |
379 | } | |
380 | break; | |
e857a5bd | 381 | } else if (argv[2][j] == '\0') |
81a8824f | 382 | break; |
81a8824f WD |
383 | } |
384 | ||
385 | /* | |
386 | * Count is always specified | |
387 | */ | |
388 | count = simple_strtoul(argv[3], NULL, 16); | |
389 | ||
390 | printf ("CRC32 for %08lx ... %08lx ==> ", addr, addr + count - 1); | |
391 | /* | |
392 | * CRC a byte at a time. This is going to be slooow, but hey, the | |
393 | * memories are small and slow too so hopefully nobody notices. | |
394 | */ | |
395 | crc = 0; | |
396 | err = 0; | |
e857a5bd TT |
397 | while (count-- > 0) { |
398 | if (i2c_read(chip, addr, alen, &byte, 1) != 0) | |
81a8824f | 399 | err++; |
81a8824f WD |
400 | crc = crc32 (crc, &byte, 1); |
401 | addr++; | |
402 | } | |
e857a5bd | 403 | if (err > 0) |
4b9206ed | 404 | puts ("Error reading the chip,\n"); |
e857a5bd | 405 | else |
81a8824f | 406 | printf ("%08lx\n", crc); |
81a8824f WD |
407 | |
408 | return 0; | |
409 | } | |
410 | ||
81a8824f WD |
411 | /* Modify memory. |
412 | * | |
413 | * Syntax: | |
0f89c54b PT |
414 | * i2c mm{.b, .w, .l} {i2c_chip} {addr}{.0, .1, .2} |
415 | * i2c nm{.b, .w, .l} {i2c_chip} {addr}{.0, .1, .2} | |
81a8824f WD |
416 | */ |
417 | ||
418 | static int | |
419 | mod_i2c_mem(cmd_tbl_t *cmdtp, int incrflag, int flag, int argc, char *argv[]) | |
420 | { | |
421 | uchar chip; | |
422 | ulong addr; | |
423 | uint alen; | |
424 | ulong data; | |
425 | int size = 1; | |
426 | int nbytes; | |
427 | int j; | |
428 | extern char console_buffer[]; | |
429 | ||
430 | if (argc != 3) { | |
62c3ae7c | 431 | cmd_usage(cmdtp); |
81a8824f WD |
432 | return 1; |
433 | } | |
434 | ||
435 | #ifdef CONFIG_BOOT_RETRY_TIME | |
436 | reset_cmd_timeout(); /* got a good command to get here */ | |
437 | #endif | |
438 | /* | |
439 | * We use the last specified parameters, unless new ones are | |
440 | * entered. | |
441 | */ | |
442 | chip = i2c_mm_last_chip; | |
443 | addr = i2c_mm_last_addr; | |
444 | alen = i2c_mm_last_alen; | |
445 | ||
446 | if ((flag & CMD_FLAG_REPEAT) == 0) { | |
447 | /* | |
448 | * New command specified. Check for a size specification. | |
449 | * Defaults to byte if no or incorrect specification. | |
450 | */ | |
451 | size = cmd_get_data_size(argv[0], 1); | |
452 | ||
453 | /* | |
53677ef1 WD |
454 | * Chip is always specified. |
455 | */ | |
81a8824f WD |
456 | chip = simple_strtoul(argv[1], NULL, 16); |
457 | ||
458 | /* | |
459 | * Address is always specified. | |
460 | */ | |
461 | addr = simple_strtoul(argv[2], NULL, 16); | |
462 | alen = 1; | |
e857a5bd | 463 | for (j = 0; j < 8; j++) { |
81a8824f WD |
464 | if (argv[2][j] == '.') { |
465 | alen = argv[2][j+1] - '0'; | |
e857a5bd | 466 | if (alen > 4) { |
62c3ae7c | 467 | cmd_usage(cmdtp); |
81a8824f WD |
468 | return 1; |
469 | } | |
470 | break; | |
e857a5bd | 471 | } else if (argv[2][j] == '\0') |
81a8824f | 472 | break; |
81a8824f WD |
473 | } |
474 | } | |
475 | ||
476 | /* | |
477 | * Print the address, followed by value. Then accept input for | |
478 | * the next value. A non-converted value exits. | |
479 | */ | |
480 | do { | |
481 | printf("%08lx:", addr); | |
e857a5bd | 482 | if (i2c_read(chip, addr, alen, (uchar *)&data, size) != 0) |
4b9206ed | 483 | puts ("\nError reading the chip,\n"); |
e857a5bd | 484 | else { |
81a8824f | 485 | data = cpu_to_be32(data); |
e857a5bd | 486 | if (size == 1) |
81a8824f | 487 | printf(" %02lx", (data >> 24) & 0x000000FF); |
e857a5bd | 488 | else if (size == 2) |
81a8824f | 489 | printf(" %04lx", (data >> 16) & 0x0000FFFF); |
e857a5bd | 490 | else |
81a8824f | 491 | printf(" %08lx", data); |
81a8824f WD |
492 | } |
493 | ||
494 | nbytes = readline (" ? "); | |
495 | if (nbytes == 0) { | |
496 | /* | |
497 | * <CR> pressed as only input, don't modify current | |
498 | * location and move to next. | |
499 | */ | |
500 | if (incrflag) | |
501 | addr += size; | |
502 | nbytes = size; | |
503 | #ifdef CONFIG_BOOT_RETRY_TIME | |
504 | reset_cmd_timeout(); /* good enough to not time out */ | |
505 | #endif | |
506 | } | |
507 | #ifdef CONFIG_BOOT_RETRY_TIME | |
e857a5bd | 508 | else if (nbytes == -2) |
81a8824f | 509 | break; /* timed out, exit the command */ |
81a8824f WD |
510 | #endif |
511 | else { | |
512 | char *endp; | |
513 | ||
514 | data = simple_strtoul(console_buffer, &endp, 16); | |
e857a5bd | 515 | if (size == 1) |
81a8824f | 516 | data = data << 24; |
e857a5bd | 517 | else if (size == 2) |
81a8824f | 518 | data = data << 16; |
81a8824f WD |
519 | data = be32_to_cpu(data); |
520 | nbytes = endp - console_buffer; | |
521 | if (nbytes) { | |
522 | #ifdef CONFIG_BOOT_RETRY_TIME | |
523 | /* | |
524 | * good enough to not time out | |
525 | */ | |
526 | reset_cmd_timeout(); | |
527 | #endif | |
e857a5bd | 528 | if (i2c_write(chip, addr, alen, (uchar *)&data, size) != 0) |
4b9206ed | 529 | puts ("Error writing the chip.\n"); |
6d0f6bcf JCPV |
530 | #ifdef CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS |
531 | udelay(CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS * 1000); | |
2535d602 | 532 | #endif |
81a8824f WD |
533 | if (incrflag) |
534 | addr += size; | |
535 | } | |
536 | } | |
537 | } while (nbytes); | |
538 | ||
0800707b PT |
539 | i2c_mm_last_chip = chip; |
540 | i2c_mm_last_addr = addr; | |
541 | i2c_mm_last_alen = alen; | |
81a8824f WD |
542 | |
543 | return 0; | |
544 | } | |
545 | ||
546 | /* | |
547 | * Syntax: | |
0f89c54b | 548 | * i2c probe {addr}{.0, .1, .2} |
81a8824f WD |
549 | */ |
550 | int do_i2c_probe (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) | |
551 | { | |
552 | int j; | |
6d0f6bcf | 553 | #if defined(CONFIG_SYS_I2C_NOPROBES) |
81a8824f | 554 | int k, skip; |
bb99ad6d BW |
555 | uchar bus = GET_BUS_NUM; |
556 | #endif /* NOPROBES */ | |
81a8824f | 557 | |
4b9206ed | 558 | puts ("Valid chip addresses:"); |
e857a5bd | 559 | for (j = 0; j < 128; j++) { |
6d0f6bcf | 560 | #if defined(CONFIG_SYS_I2C_NOPROBES) |
81a8824f | 561 | skip = 0; |
e857a5bd TT |
562 | for (k=0; k < NUM_ELEMENTS_NOPROBE; k++) { |
563 | if (COMPARE_BUS(bus, k) && COMPARE_ADDR(j, k)) { | |
81a8824f WD |
564 | skip = 1; |
565 | break; | |
566 | } | |
567 | } | |
568 | if (skip) | |
569 | continue; | |
570 | #endif | |
e857a5bd | 571 | if (i2c_probe(j) == 0) |
81a8824f | 572 | printf(" %02X", j); |
81a8824f | 573 | } |
4b9206ed | 574 | putc ('\n'); |
81a8824f | 575 | |
6d0f6bcf | 576 | #if defined(CONFIG_SYS_I2C_NOPROBES) |
81a8824f | 577 | puts ("Excluded chip addresses:"); |
e857a5bd TT |
578 | for (k=0; k < NUM_ELEMENTS_NOPROBE; k++) { |
579 | if (COMPARE_BUS(bus,k)) | |
bb99ad6d BW |
580 | printf(" %02X", NO_PROBE_ADDR(k)); |
581 | } | |
4b9206ed | 582 | putc ('\n'); |
81a8824f WD |
583 | #endif |
584 | ||
585 | return 0; | |
586 | } | |
587 | ||
81a8824f WD |
588 | /* |
589 | * Syntax: | |
0f89c54b | 590 | * i2c loop {i2c_chip} {addr}{.0, .1, .2} [{length}] [{delay}] |
81a8824f WD |
591 | * {length} - Number of bytes to read |
592 | * {delay} - A DECIMAL number and defaults to 1000 uSec | |
593 | */ | |
594 | int do_i2c_loop(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) | |
595 | { | |
596 | u_char chip; | |
597 | ulong alen; | |
598 | uint addr; | |
599 | uint length; | |
600 | u_char bytes[16]; | |
601 | int delay; | |
602 | int j; | |
603 | ||
604 | if (argc < 3) { | |
62c3ae7c | 605 | cmd_usage(cmdtp); |
81a8824f WD |
606 | return 1; |
607 | } | |
608 | ||
609 | /* | |
610 | * Chip is always specified. | |
611 | */ | |
612 | chip = simple_strtoul(argv[1], NULL, 16); | |
613 | ||
614 | /* | |
615 | * Address is always specified. | |
616 | */ | |
617 | addr = simple_strtoul(argv[2], NULL, 16); | |
618 | alen = 1; | |
e857a5bd | 619 | for (j = 0; j < 8; j++) { |
81a8824f WD |
620 | if (argv[2][j] == '.') { |
621 | alen = argv[2][j+1] - '0'; | |
622 | if (alen > 4) { | |
62c3ae7c | 623 | cmd_usage(cmdtp); |
81a8824f WD |
624 | return 1; |
625 | } | |
626 | break; | |
e857a5bd | 627 | } else if (argv[2][j] == '\0') |
81a8824f | 628 | break; |
81a8824f WD |
629 | } |
630 | ||
631 | /* | |
632 | * Length is the number of objects, not number of bytes. | |
633 | */ | |
634 | length = 1; | |
635 | length = simple_strtoul(argv[3], NULL, 16); | |
e857a5bd | 636 | if (length > sizeof(bytes)) |
81a8824f | 637 | length = sizeof(bytes); |
81a8824f WD |
638 | |
639 | /* | |
640 | * The delay time (uSec) is optional. | |
641 | */ | |
642 | delay = 1000; | |
e857a5bd | 643 | if (argc > 3) |
81a8824f | 644 | delay = simple_strtoul(argv[4], NULL, 10); |
81a8824f WD |
645 | /* |
646 | * Run the loop... | |
647 | */ | |
e857a5bd TT |
648 | while (1) { |
649 | if (i2c_read(chip, addr, alen, bytes, length) != 0) | |
4b9206ed | 650 | puts ("Error reading the chip.\n"); |
81a8824f WD |
651 | udelay(delay); |
652 | } | |
653 | ||
654 | /* NOTREACHED */ | |
655 | return 0; | |
656 | } | |
657 | ||
81a8824f WD |
658 | /* |
659 | * The SDRAM command is separately configured because many | |
660 | * (most?) embedded boards don't use SDRAM DIMMs. | |
661 | */ | |
c76fe474 | 662 | #if defined(CONFIG_CMD_SDRAM) |
632de067 LJ |
663 | static void print_ddr2_tcyc (u_char const b) |
664 | { | |
665 | printf ("%d.", (b >> 4) & 0x0F); | |
666 | switch (b & 0x0F) { | |
667 | case 0x0: | |
668 | case 0x1: | |
669 | case 0x2: | |
670 | case 0x3: | |
671 | case 0x4: | |
672 | case 0x5: | |
673 | case 0x6: | |
674 | case 0x7: | |
675 | case 0x8: | |
676 | case 0x9: | |
677 | printf ("%d ns\n", b & 0x0F); | |
678 | break; | |
679 | case 0xA: | |
680 | puts ("25 ns\n"); | |
681 | break; | |
682 | case 0xB: | |
683 | puts ("33 ns\n"); | |
684 | break; | |
685 | case 0xC: | |
686 | puts ("66 ns\n"); | |
687 | break; | |
688 | case 0xD: | |
689 | puts ("75 ns\n"); | |
690 | break; | |
691 | default: | |
692 | puts ("?? ns\n"); | |
693 | break; | |
694 | } | |
695 | } | |
696 | ||
697 | static void decode_bits (u_char const b, char const *str[], int const do_once) | |
698 | { | |
699 | u_char mask; | |
700 | ||
701 | for (mask = 0x80; mask != 0x00; mask >>= 1, ++str) { | |
702 | if (b & mask) { | |
703 | puts (*str); | |
704 | if (do_once) | |
705 | return; | |
706 | } | |
707 | } | |
708 | } | |
81a8824f WD |
709 | |
710 | /* | |
711 | * Syntax: | |
0f89c54b | 712 | * i2c sdram {i2c_chip} |
81a8824f | 713 | */ |
632de067 | 714 | int do_sdram (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[]) |
81a8824f | 715 | { |
632de067 LJ |
716 | enum { unknown, EDO, SDRAM, DDR2 } type; |
717 | ||
81a8824f WD |
718 | u_char chip; |
719 | u_char data[128]; | |
720 | u_char cksum; | |
721 | int j; | |
722 | ||
632de067 LJ |
723 | static const char *decode_CAS_DDR2[] = { |
724 | " TBD", " 6", " 5", " 4", " 3", " 2", " TBD", " TBD" | |
725 | }; | |
726 | ||
727 | static const char *decode_CAS_default[] = { | |
728 | " TBD", " 7", " 6", " 5", " 4", " 3", " 2", " 1" | |
729 | }; | |
730 | ||
731 | static const char *decode_CS_WE_default[] = { | |
732 | " TBD", " 6", " 5", " 4", " 3", " 2", " 1", " 0" | |
733 | }; | |
734 | ||
735 | static const char *decode_byte21_default[] = { | |
736 | " TBD (bit 7)\n", | |
737 | " Redundant row address\n", | |
738 | " Differential clock input\n", | |
739 | " Registerd DQMB inputs\n", | |
740 | " Buffered DQMB inputs\n", | |
741 | " On-card PLL\n", | |
742 | " Registered address/control lines\n", | |
743 | " Buffered address/control lines\n" | |
744 | }; | |
745 | ||
746 | static const char *decode_byte22_DDR2[] = { | |
747 | " TBD (bit 7)\n", | |
748 | " TBD (bit 6)\n", | |
749 | " TBD (bit 5)\n", | |
750 | " TBD (bit 4)\n", | |
751 | " TBD (bit 3)\n", | |
752 | " Supports partial array self refresh\n", | |
753 | " Supports 50 ohm ODT\n", | |
754 | " Supports weak driver\n" | |
755 | }; | |
756 | ||
757 | static const char *decode_row_density_DDR2[] = { | |
758 | "512 MiB", "256 MiB", "128 MiB", "16 GiB", | |
759 | "8 GiB", "4 GiB", "2 GiB", "1 GiB" | |
760 | }; | |
761 | ||
762 | static const char *decode_row_density_default[] = { | |
763 | "512 MiB", "256 MiB", "128 MiB", "64 MiB", | |
764 | "32 MiB", "16 MiB", "8 MiB", "4 MiB" | |
765 | }; | |
766 | ||
81a8824f | 767 | if (argc < 2) { |
62c3ae7c | 768 | cmd_usage(cmdtp); |
81a8824f WD |
769 | return 1; |
770 | } | |
771 | /* | |
772 | * Chip is always specified. | |
632de067 LJ |
773 | */ |
774 | chip = simple_strtoul (argv[1], NULL, 16); | |
81a8824f | 775 | |
632de067 | 776 | if (i2c_read (chip, 0, 1, data, sizeof (data)) != 0) { |
4b9206ed | 777 | puts ("No SDRAM Serial Presence Detect found.\n"); |
81a8824f WD |
778 | return 1; |
779 | } | |
780 | ||
781 | cksum = 0; | |
782 | for (j = 0; j < 63; j++) { | |
783 | cksum += data[j]; | |
784 | } | |
e857a5bd | 785 | if (cksum != data[63]) { |
81a8824f | 786 | printf ("WARNING: Configuration data checksum failure:\n" |
632de067 | 787 | " is 0x%02x, calculated 0x%02x\n", data[63], cksum); |
81a8824f | 788 | } |
632de067 | 789 | printf ("SPD data revision %d.%d\n", |
81a8824f | 790 | (data[62] >> 4) & 0x0F, data[62] & 0x0F); |
632de067 LJ |
791 | printf ("Bytes used 0x%02X\n", data[0]); |
792 | printf ("Serial memory size 0x%02X\n", 1 << data[1]); | |
793 | ||
4b9206ed | 794 | puts ("Memory type "); |
632de067 | 795 | switch (data[2]) { |
0df6b844 LJ |
796 | case 2: |
797 | type = EDO; | |
798 | puts ("EDO\n"); | |
799 | break; | |
800 | case 4: | |
801 | type = SDRAM; | |
802 | puts ("SDRAM\n"); | |
803 | break; | |
804 | case 8: | |
805 | type = DDR2; | |
806 | puts ("DDR2\n"); | |
807 | break; | |
808 | default: | |
809 | type = unknown; | |
810 | puts ("unknown\n"); | |
811 | break; | |
81a8824f | 812 | } |
632de067 | 813 | |
4b9206ed | 814 | puts ("Row address bits "); |
e857a5bd | 815 | if ((data[3] & 0x00F0) == 0) |
632de067 | 816 | printf ("%d\n", data[3] & 0x0F); |
e857a5bd | 817 | else |
632de067 LJ |
818 | printf ("%d/%d\n", data[3] & 0x0F, (data[3] >> 4) & 0x0F); |
819 | ||
4b9206ed | 820 | puts ("Column address bits "); |
e857a5bd | 821 | if ((data[4] & 0x00F0) == 0) |
632de067 | 822 | printf ("%d\n", data[4] & 0x0F); |
e857a5bd | 823 | else |
632de067 | 824 | printf ("%d/%d\n", data[4] & 0x0F, (data[4] >> 4) & 0x0F); |
0df6b844 LJ |
825 | |
826 | switch (type) { | |
827 | case DDR2: | |
632de067 LJ |
828 | printf ("Number of ranks %d\n", |
829 | (data[5] & 0x07) + 1); | |
0df6b844 LJ |
830 | break; |
831 | default: | |
632de067 | 832 | printf ("Module rows %d\n", data[5]); |
0df6b844 LJ |
833 | break; |
834 | } | |
835 | ||
836 | switch (type) { | |
837 | case DDR2: | |
632de067 | 838 | printf ("Module data width %d bits\n", data[6]); |
0df6b844 LJ |
839 | break; |
840 | default: | |
632de067 LJ |
841 | printf ("Module data width %d bits\n", |
842 | (data[7] << 8) | data[6]); | |
0df6b844 LJ |
843 | break; |
844 | } | |
845 | ||
4b9206ed | 846 | puts ("Interface signal levels "); |
81a8824f | 847 | switch(data[8]) { |
0df6b844 | 848 | case 0: puts ("TTL 5.0 V\n"); break; |
4b9206ed | 849 | case 1: puts ("LVTTL\n"); break; |
0df6b844 LJ |
850 | case 2: puts ("HSTL 1.5 V\n"); break; |
851 | case 3: puts ("SSTL 3.3 V\n"); break; | |
852 | case 4: puts ("SSTL 2.5 V\n"); break; | |
853 | case 5: puts ("SSTL 1.8 V\n"); break; | |
4b9206ed | 854 | default: puts ("unknown\n"); break; |
81a8824f | 855 | } |
0df6b844 LJ |
856 | |
857 | switch (type) { | |
858 | case DDR2: | |
632de067 LJ |
859 | printf ("SDRAM cycle time "); |
860 | print_ddr2_tcyc (data[9]); | |
0df6b844 LJ |
861 | break; |
862 | default: | |
632de067 LJ |
863 | printf ("SDRAM cycle time %d.%d ns\n", |
864 | (data[9] >> 4) & 0x0F, data[9] & 0x0F); | |
0df6b844 LJ |
865 | break; |
866 | } | |
867 | ||
868 | switch (type) { | |
869 | case DDR2: | |
632de067 LJ |
870 | printf ("SDRAM access time 0.%d%d ns\n", |
871 | (data[10] >> 4) & 0x0F, data[10] & 0x0F); | |
0df6b844 LJ |
872 | break; |
873 | default: | |
632de067 LJ |
874 | printf ("SDRAM access time %d.%d ns\n", |
875 | (data[10] >> 4) & 0x0F, data[10] & 0x0F); | |
0df6b844 LJ |
876 | break; |
877 | } | |
878 | ||
4b9206ed | 879 | puts ("EDC configuration "); |
632de067 | 880 | switch (data[11]) { |
4b9206ed WD |
881 | case 0: puts ("None\n"); break; |
882 | case 1: puts ("Parity\n"); break; | |
883 | case 2: puts ("ECC\n"); break; | |
884 | default: puts ("unknown\n"); break; | |
81a8824f | 885 | } |
632de067 | 886 | |
e857a5bd | 887 | if ((data[12] & 0x80) == 0) |
4b9206ed | 888 | puts ("No self refresh, rate "); |
e857a5bd | 889 | else |
4b9206ed | 890 | puts ("Self refresh, rate "); |
632de067 | 891 | |
81a8824f | 892 | switch(data[12] & 0x7F) { |
632de067 LJ |
893 | case 0: puts ("15.625 us\n"); break; |
894 | case 1: puts ("3.9 us\n"); break; | |
895 | case 2: puts ("7.8 us\n"); break; | |
896 | case 3: puts ("31.3 us\n"); break; | |
897 | case 4: puts ("62.5 us\n"); break; | |
898 | case 5: puts ("125 us\n"); break; | |
4b9206ed | 899 | default: puts ("unknown\n"); break; |
81a8824f | 900 | } |
0df6b844 LJ |
901 | |
902 | switch (type) { | |
903 | case DDR2: | |
632de067 | 904 | printf ("SDRAM width (primary) %d\n", data[13]); |
0df6b844 LJ |
905 | break; |
906 | default: | |
632de067 | 907 | printf ("SDRAM width (primary) %d\n", data[13] & 0x7F); |
0df6b844 | 908 | if ((data[13] & 0x80) != 0) { |
632de067 LJ |
909 | printf (" (second bank) %d\n", |
910 | 2 * (data[13] & 0x7F)); | |
0df6b844 LJ |
911 | } |
912 | break; | |
913 | } | |
914 | ||
915 | switch (type) { | |
916 | case DDR2: | |
917 | if (data[14] != 0) | |
632de067 | 918 | printf ("EDC width %d\n", data[14]); |
0df6b844 LJ |
919 | break; |
920 | default: | |
921 | if (data[14] != 0) { | |
632de067 LJ |
922 | printf ("EDC width %d\n", |
923 | data[14] & 0x7F); | |
0df6b844 LJ |
924 | |
925 | if ((data[14] & 0x80) != 0) { | |
632de067 LJ |
926 | printf (" (second bank) %d\n", |
927 | 2 * (data[14] & 0x7F)); | |
0df6b844 LJ |
928 | } |
929 | } | |
930 | break; | |
81a8824f | 931 | } |
0df6b844 | 932 | |
632de067 LJ |
933 | if (DDR2 != type) { |
934 | printf ("Min clock delay, back-to-back random column addresses " | |
935 | "%d\n", data[15]); | |
0df6b844 LJ |
936 | } |
937 | ||
4b9206ed WD |
938 | puts ("Burst length(s) "); |
939 | if (data[16] & 0x80) puts (" Page"); | |
940 | if (data[16] & 0x08) puts (" 8"); | |
941 | if (data[16] & 0x04) puts (" 4"); | |
942 | if (data[16] & 0x02) puts (" 2"); | |
943 | if (data[16] & 0x01) puts (" 1"); | |
944 | putc ('\n'); | |
632de067 | 945 | printf ("Number of banks %d\n", data[17]); |
0df6b844 LJ |
946 | |
947 | switch (type) { | |
948 | case DDR2: | |
949 | puts ("CAS latency(s) "); | |
632de067 | 950 | decode_bits (data[18], decode_CAS_DDR2, 0); |
0df6b844 LJ |
951 | putc ('\n'); |
952 | break; | |
953 | default: | |
954 | puts ("CAS latency(s) "); | |
632de067 | 955 | decode_bits (data[18], decode_CAS_default, 0); |
0df6b844 LJ |
956 | putc ('\n'); |
957 | break; | |
958 | } | |
959 | ||
960 | if (DDR2 != type) { | |
961 | puts ("CS latency(s) "); | |
632de067 | 962 | decode_bits (data[19], decode_CS_WE_default, 0); |
0df6b844 LJ |
963 | putc ('\n'); |
964 | } | |
965 | ||
966 | if (DDR2 != type) { | |
967 | puts ("WE latency(s) "); | |
632de067 | 968 | decode_bits (data[20], decode_CS_WE_default, 0); |
0df6b844 LJ |
969 | putc ('\n'); |
970 | } | |
971 | ||
972 | switch (type) { | |
973 | case DDR2: | |
974 | puts ("Module attributes:\n"); | |
975 | if (data[21] & 0x80) | |
976 | puts (" TBD (bit 7)\n"); | |
977 | if (data[21] & 0x40) | |
978 | puts (" Analysis probe installed\n"); | |
979 | if (data[21] & 0x20) | |
980 | puts (" TBD (bit 5)\n"); | |
981 | if (data[21] & 0x10) | |
982 | puts (" FET switch external enable\n"); | |
632de067 | 983 | printf (" %d PLLs on DIMM\n", (data[21] >> 2) & 0x03); |
0df6b844 | 984 | if (data[20] & 0x11) { |
632de067 LJ |
985 | printf (" %d active registers on DIMM\n", |
986 | (data[21] & 0x03) + 1); | |
0df6b844 LJ |
987 | } |
988 | break; | |
989 | default: | |
990 | puts ("Module attributes:\n"); | |
991 | if (!data[21]) | |
992 | puts (" (none)\n"); | |
632de067 LJ |
993 | else |
994 | decode_bits (data[21], decode_byte21_default, 0); | |
0df6b844 LJ |
995 | break; |
996 | } | |
997 | ||
998 | switch (type) { | |
999 | case DDR2: | |
632de067 | 1000 | decode_bits (data[22], decode_byte22_DDR2, 0); |
0df6b844 LJ |
1001 | break; |
1002 | default: | |
1003 | puts ("Device attributes:\n"); | |
1004 | if (data[22] & 0x80) puts (" TBD (bit 7)\n"); | |
1005 | if (data[22] & 0x40) puts (" TBD (bit 6)\n"); | |
1006 | if (data[22] & 0x20) puts (" Upper Vcc tolerance 5%\n"); | |
1007 | else puts (" Upper Vcc tolerance 10%\n"); | |
1008 | if (data[22] & 0x10) puts (" Lower Vcc tolerance 5%\n"); | |
1009 | else puts (" Lower Vcc tolerance 10%\n"); | |
1010 | if (data[22] & 0x08) puts (" Supports write1/read burst\n"); | |
1011 | if (data[22] & 0x04) puts (" Supports precharge all\n"); | |
1012 | if (data[22] & 0x02) puts (" Supports auto precharge\n"); | |
1013 | if (data[22] & 0x01) puts (" Supports early RAS# precharge\n"); | |
1014 | break; | |
1015 | } | |
1016 | ||
1017 | switch (type) { | |
1018 | case DDR2: | |
632de067 LJ |
1019 | printf ("SDRAM cycle time (2nd highest CAS latency) "); |
1020 | print_ddr2_tcyc (data[23]); | |
0df6b844 LJ |
1021 | break; |
1022 | default: | |
632de067 LJ |
1023 | printf ("SDRAM cycle time (2nd highest CAS latency) %d." |
1024 | "%d ns\n", (data[23] >> 4) & 0x0F, data[23] & 0x0F); | |
0df6b844 LJ |
1025 | break; |
1026 | } | |
1027 | ||
1028 | switch (type) { | |
1029 | case DDR2: | |
632de067 LJ |
1030 | printf ("SDRAM access from clock (2nd highest CAS latency) 0." |
1031 | "%d%d ns\n", (data[24] >> 4) & 0x0F, data[24] & 0x0F); | |
0df6b844 LJ |
1032 | break; |
1033 | default: | |
632de067 LJ |
1034 | printf ("SDRAM access from clock (2nd highest CAS latency) %d." |
1035 | "%d ns\n", (data[24] >> 4) & 0x0F, data[24] & 0x0F); | |
0df6b844 LJ |
1036 | break; |
1037 | } | |
1038 | ||
1039 | switch (type) { | |
1040 | case DDR2: | |
632de067 LJ |
1041 | printf ("SDRAM cycle time (3rd highest CAS latency) "); |
1042 | print_ddr2_tcyc (data[25]); | |
0df6b844 LJ |
1043 | break; |
1044 | default: | |
632de067 LJ |
1045 | printf ("SDRAM cycle time (3rd highest CAS latency) %d." |
1046 | "%d ns\n", (data[25] >> 4) & 0x0F, data[25] & 0x0F); | |
0df6b844 LJ |
1047 | break; |
1048 | } | |
1049 | ||
1050 | switch (type) { | |
1051 | case DDR2: | |
632de067 LJ |
1052 | printf ("SDRAM access from clock (3rd highest CAS latency) 0." |
1053 | "%d%d ns\n", (data[26] >> 4) & 0x0F, data[26] & 0x0F); | |
0df6b844 LJ |
1054 | break; |
1055 | default: | |
632de067 LJ |
1056 | printf ("SDRAM access from clock (3rd highest CAS latency) %d." |
1057 | "%d ns\n", (data[26] >> 4) & 0x0F, data[26] & 0x0F); | |
0df6b844 LJ |
1058 | break; |
1059 | } | |
1060 | ||
1061 | switch (type) { | |
1062 | case DDR2: | |
632de067 LJ |
1063 | printf ("Minimum row precharge %d.%02d ns\n", |
1064 | (data[27] >> 2) & 0x3F, 25 * (data[27] & 0x03)); | |
0df6b844 LJ |
1065 | break; |
1066 | default: | |
632de067 | 1067 | printf ("Minimum row precharge %d ns\n", data[27]); |
0df6b844 LJ |
1068 | break; |
1069 | } | |
1070 | ||
1071 | switch (type) { | |
1072 | case DDR2: | |
632de067 LJ |
1073 | printf ("Row active to row active min %d.%02d ns\n", |
1074 | (data[28] >> 2) & 0x3F, 25 * (data[28] & 0x03)); | |
0df6b844 LJ |
1075 | break; |
1076 | default: | |
632de067 | 1077 | printf ("Row active to row active min %d ns\n", data[28]); |
0df6b844 LJ |
1078 | break; |
1079 | } | |
1080 | ||
1081 | switch (type) { | |
1082 | case DDR2: | |
632de067 LJ |
1083 | printf ("RAS to CAS delay min %d.%02d ns\n", |
1084 | (data[29] >> 2) & 0x3F, 25 * (data[29] & 0x03)); | |
0df6b844 LJ |
1085 | break; |
1086 | default: | |
632de067 | 1087 | printf ("RAS to CAS delay min %d ns\n", data[29]); |
0df6b844 LJ |
1088 | break; |
1089 | } | |
1090 | ||
632de067 | 1091 | printf ("Minimum RAS pulse width %d ns\n", data[30]); |
0df6b844 LJ |
1092 | |
1093 | switch (type) { | |
1094 | case DDR2: | |
632de067 LJ |
1095 | puts ("Density of each row "); |
1096 | decode_bits (data[31], decode_row_density_DDR2, 1); | |
1097 | putc ('\n'); | |
0df6b844 LJ |
1098 | break; |
1099 | default: | |
632de067 LJ |
1100 | puts ("Density of each row "); |
1101 | decode_bits (data[31], decode_row_density_default, 1); | |
1102 | putc ('\n'); | |
0df6b844 LJ |
1103 | break; |
1104 | } | |
1105 | ||
1106 | switch (type) { | |
1107 | case DDR2: | |
632de067 | 1108 | puts ("Command and Address setup "); |
0df6b844 | 1109 | if (data[32] >= 0xA0) { |
632de067 LJ |
1110 | printf ("1.%d%d ns\n", |
1111 | ((data[32] >> 4) & 0x0F) - 10, data[32] & 0x0F); | |
0df6b844 | 1112 | } else { |
632de067 LJ |
1113 | printf ("0.%d%d ns\n", |
1114 | ((data[32] >> 4) & 0x0F), data[32] & 0x0F); | |
0df6b844 LJ |
1115 | } |
1116 | break; | |
1117 | default: | |
632de067 LJ |
1118 | printf ("Command and Address setup %c%d.%d ns\n", |
1119 | (data[32] & 0x80) ? '-' : '+', | |
1120 | (data[32] >> 4) & 0x07, data[32] & 0x0F); | |
0df6b844 LJ |
1121 | break; |
1122 | } | |
1123 | ||
1124 | switch (type) { | |
1125 | case DDR2: | |
632de067 | 1126 | puts ("Command and Address hold "); |
0df6b844 | 1127 | if (data[33] >= 0xA0) { |
632de067 LJ |
1128 | printf ("1.%d%d ns\n", |
1129 | ((data[33] >> 4) & 0x0F) - 10, data[33] & 0x0F); | |
0df6b844 | 1130 | } else { |
632de067 LJ |
1131 | printf ("0.%d%d ns\n", |
1132 | ((data[33] >> 4) & 0x0F), data[33] & 0x0F); | |
0df6b844 LJ |
1133 | } |
1134 | break; | |
1135 | default: | |
632de067 LJ |
1136 | printf ("Command and Address hold %c%d.%d ns\n", |
1137 | (data[33] & 0x80) ? '-' : '+', | |
1138 | (data[33] >> 4) & 0x07, data[33] & 0x0F); | |
0df6b844 LJ |
1139 | break; |
1140 | } | |
1141 | ||
1142 | switch (type) { | |
1143 | case DDR2: | |
632de067 LJ |
1144 | printf ("Data signal input setup 0.%d%d ns\n", |
1145 | (data[34] >> 4) & 0x0F, data[34] & 0x0F); | |
0df6b844 LJ |
1146 | break; |
1147 | default: | |
632de067 LJ |
1148 | printf ("Data signal input setup %c%d.%d ns\n", |
1149 | (data[34] & 0x80) ? '-' : '+', | |
1150 | (data[34] >> 4) & 0x07, data[34] & 0x0F); | |
0df6b844 LJ |
1151 | break; |
1152 | } | |
1153 | ||
1154 | switch (type) { | |
1155 | case DDR2: | |
632de067 LJ |
1156 | printf ("Data signal input hold 0.%d%d ns\n", |
1157 | (data[35] >> 4) & 0x0F, data[35] & 0x0F); | |
0df6b844 LJ |
1158 | break; |
1159 | default: | |
632de067 LJ |
1160 | printf ("Data signal input hold %c%d.%d ns\n", |
1161 | (data[35] & 0x80) ? '-' : '+', | |
1162 | (data[35] >> 4) & 0x07, data[35] & 0x0F); | |
0df6b844 LJ |
1163 | break; |
1164 | } | |
1165 | ||
4b9206ed | 1166 | puts ("Manufacturer's JEDEC ID "); |
e857a5bd | 1167 | for (j = 64; j <= 71; j++) |
632de067 | 1168 | printf ("%02X ", data[j]); |
4b9206ed | 1169 | putc ('\n'); |
632de067 | 1170 | printf ("Manufacturing Location %02X\n", data[72]); |
4b9206ed | 1171 | puts ("Manufacturer's Part Number "); |
e857a5bd | 1172 | for (j = 73; j <= 90; j++) |
632de067 | 1173 | printf ("%02X ", data[j]); |
4b9206ed | 1174 | putc ('\n'); |
632de067 LJ |
1175 | printf ("Revision Code %02X %02X\n", data[91], data[92]); |
1176 | printf ("Manufacturing Date %02X %02X\n", data[93], data[94]); | |
4b9206ed | 1177 | puts ("Assembly Serial Number "); |
e857a5bd | 1178 | for (j = 95; j <= 98; j++) |
632de067 | 1179 | printf ("%02X ", data[j]); |
4b9206ed | 1180 | putc ('\n'); |
81a8824f | 1181 | |
0df6b844 | 1182 | if (DDR2 != type) { |
632de067 LJ |
1183 | printf ("Speed rating PC%d\n", |
1184 | data[126] == 0x66 ? 66 : data[126]); | |
0df6b844 | 1185 | } |
81a8824f WD |
1186 | return 0; |
1187 | } | |
90253178 | 1188 | #endif |
81a8824f | 1189 | |
67b23a32 HS |
1190 | #if defined(CONFIG_I2C_MUX) |
1191 | int do_i2c_add_bus(cmd_tbl_t * cmdtp, int flag, int argc, char *argv[]) | |
1192 | { | |
1193 | int ret=0; | |
1194 | ||
1195 | if (argc == 1) { | |
1196 | /* show all busses */ | |
1197 | I2C_MUX *mux; | |
1198 | I2C_MUX_DEVICE *device = i2c_mux_devices; | |
1199 | ||
1200 | printf ("Busses reached over muxes:\n"); | |
1201 | while (device != NULL) { | |
1202 | printf ("Bus ID: %x\n", device->busid); | |
1203 | printf (" reached over Mux(es):\n"); | |
1204 | mux = device->mux; | |
1205 | while (mux != NULL) { | |
1206 | printf (" %s@%x ch: %x\n", mux->name, mux->chip, mux->channel); | |
1207 | mux = mux->next; | |
1208 | } | |
1209 | device = device->next; | |
1210 | } | |
1211 | } else { | |
1212 | I2C_MUX_DEVICE *dev; | |
1213 | ||
1214 | dev = i2c_mux_ident_muxstring ((uchar *)argv[1]); | |
1215 | ret = 0; | |
1216 | } | |
1217 | return ret; | |
1218 | } | |
1219 | #endif /* CONFIG_I2C_MUX */ | |
1220 | ||
bb99ad6d BW |
1221 | #if defined(CONFIG_I2C_MULTI_BUS) |
1222 | int do_i2c_bus_num(cmd_tbl_t * cmdtp, int flag, int argc, char *argv[]) | |
1223 | { | |
1224 | int bus_idx, ret=0; | |
1225 | ||
e857a5bd TT |
1226 | if (argc == 1) |
1227 | /* querying current setting */ | |
bb99ad6d | 1228 | printf("Current bus is %d\n", i2c_get_bus_num()); |
e857a5bd | 1229 | else { |
bb99ad6d BW |
1230 | bus_idx = simple_strtoul(argv[1], NULL, 10); |
1231 | printf("Setting bus to %d\n", bus_idx); | |
1232 | ret = i2c_set_bus_num(bus_idx); | |
e857a5bd | 1233 | if (ret) |
bb99ad6d | 1234 | printf("Failure changing bus number (%d)\n", ret); |
bb99ad6d BW |
1235 | } |
1236 | return ret; | |
1237 | } | |
1238 | #endif /* CONFIG_I2C_MULTI_BUS */ | |
1239 | ||
1240 | int do_i2c_bus_speed(cmd_tbl_t * cmdtp, int flag, int argc, char *argv[]) | |
1241 | { | |
1242 | int speed, ret=0; | |
1243 | ||
e857a5bd TT |
1244 | if (argc == 1) |
1245 | /* querying current speed */ | |
bb99ad6d | 1246 | printf("Current bus speed=%d\n", i2c_get_bus_speed()); |
e857a5bd | 1247 | else { |
bb99ad6d BW |
1248 | speed = simple_strtoul(argv[1], NULL, 10); |
1249 | printf("Setting bus speed to %d Hz\n", speed); | |
1250 | ret = i2c_set_bus_speed(speed); | |
e857a5bd | 1251 | if (ret) |
bb99ad6d | 1252 | printf("Failure changing bus speed (%d)\n", ret); |
bb99ad6d BW |
1253 | } |
1254 | return ret; | |
1255 | } | |
1256 | ||
1257 | int do_i2c(cmd_tbl_t * cmdtp, int flag, int argc, char *argv[]) | |
1258 | { | |
e96ad5d3 PT |
1259 | /* Strip off leading 'i2c' command argument */ |
1260 | argc--; | |
1261 | argv++; | |
1262 | ||
67b23a32 | 1263 | #if defined(CONFIG_I2C_MUX) |
e96ad5d3 PT |
1264 | if (!strncmp(argv[0], "bu", 2)) |
1265 | return do_i2c_add_bus(cmdtp, flag, argc, argv); | |
67b23a32 | 1266 | #endif /* CONFIG_I2C_MUX */ |
e96ad5d3 PT |
1267 | if (!strncmp(argv[0], "sp", 2)) |
1268 | return do_i2c_bus_speed(cmdtp, flag, argc, argv); | |
bb99ad6d | 1269 | #if defined(CONFIG_I2C_MULTI_BUS) |
e96ad5d3 PT |
1270 | if (!strncmp(argv[0], "de", 2)) |
1271 | return do_i2c_bus_num(cmdtp, flag, argc, argv); | |
bb99ad6d | 1272 | #endif /* CONFIG_I2C_MULTI_BUS */ |
e96ad5d3 PT |
1273 | if (!strncmp(argv[0], "md", 2)) |
1274 | return do_i2c_md(cmdtp, flag, argc, argv); | |
1275 | if (!strncmp(argv[0], "mm", 2)) | |
0a45a635 | 1276 | return mod_i2c_mem (cmdtp, 1, flag, argc, argv); |
e96ad5d3 PT |
1277 | if (!strncmp(argv[0], "mw", 2)) |
1278 | return do_i2c_mw(cmdtp, flag, argc, argv); | |
1279 | if (!strncmp(argv[0], "nm", 2)) | |
0a45a635 | 1280 | return mod_i2c_mem (cmdtp, 0, flag, argc, argv); |
e96ad5d3 PT |
1281 | if (!strncmp(argv[0], "cr", 2)) |
1282 | return do_i2c_crc(cmdtp, flag, argc, argv); | |
1283 | if (!strncmp(argv[0], "pr", 2)) | |
1284 | return do_i2c_probe(cmdtp, flag, argc, argv); | |
6aee3048 | 1285 | if (!strncmp(argv[0], "re", 2)) { |
0a45a635 PT |
1286 | i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE); |
1287 | return 0; | |
6aee3048 | 1288 | } |
e96ad5d3 PT |
1289 | if (!strncmp(argv[0], "lo", 2)) |
1290 | return do_i2c_loop(cmdtp, flag, argc, argv); | |
c76fe474 | 1291 | #if defined(CONFIG_CMD_SDRAM) |
e96ad5d3 PT |
1292 | if (!strncmp(argv[0], "sd", 2)) |
1293 | return do_sdram(cmdtp, flag, argc, argv); | |
90253178 | 1294 | #endif |
6aee3048 | 1295 | cmd_usage(cmdtp); |
bb99ad6d BW |
1296 | return 0; |
1297 | } | |
8bde7f77 WD |
1298 | |
1299 | /***************************************************/ | |
1300 | ||
d9fc7032 MF |
1301 | U_BOOT_CMD( |
1302 | i2c, 6, 1, do_i2c, | |
2fb2604d | 1303 | "I2C sub-system", |
9166b776 | 1304 | "speed [speed] - show or set I2C bus speed\n" |
67b23a32 | 1305 | #if defined(CONFIG_I2C_MUX) |
9166b776 | 1306 | "i2c bus [muxtype:muxaddr:muxchannel] - add a new bus reached over muxes\n" |
67b23a32 | 1307 | #endif /* CONFIG_I2C_MUX */ |
d9fc7032 | 1308 | #if defined(CONFIG_I2C_MULTI_BUS) |
9bc2e4ee | 1309 | "i2c dev [dev] - show or set current I2C bus\n" |
d9fc7032 | 1310 | #endif /* CONFIG_I2C_MULTI_BUS */ |
d9fc7032 MF |
1311 | "i2c md chip address[.0, .1, .2] [# of objects] - read from I2C device\n" |
1312 | "i2c mm chip address[.0, .1, .2] - write to I2C device (auto-incrementing)\n" | |
1313 | "i2c mw chip address[.0, .1, .2] value [count] - write to I2C device (fill)\n" | |
1314 | "i2c nm chip address[.0, .1, .2] - write to I2C device (constant address)\n" | |
1315 | "i2c crc32 chip address[.0, .1, .2] count - compute CRC32 checksum\n" | |
1316 | "i2c probe - show devices on the I2C bus\n" | |
e43a27c4 | 1317 | "i2c reset - re-init the I2C Controller\n" |
a89c33db | 1318 | "i2c loop chip address[.0, .1, .2] [# of objects] - looping read of device" |
c76fe474 | 1319 | #if defined(CONFIG_CMD_SDRAM) |
a89c33db WD |
1320 | "\n" |
1321 | "i2c sdram chip - print SDRAM configuration information" | |
90253178 | 1322 | #endif |
d9fc7032 | 1323 | ); |
67b23a32 HS |
1324 | |
1325 | #if defined(CONFIG_I2C_MUX) | |
1326 | ||
1327 | int i2c_mux_add_device(I2C_MUX_DEVICE *dev) | |
1328 | { | |
1329 | I2C_MUX_DEVICE *devtmp = i2c_mux_devices; | |
1330 | ||
1331 | if (i2c_mux_devices == NULL) { | |
1332 | i2c_mux_devices = dev; | |
1333 | return 0; | |
1334 | } | |
1335 | while (devtmp->next != NULL) | |
1336 | devtmp = devtmp->next; | |
1337 | ||
1338 | devtmp->next = dev; | |
1339 | return 0; | |
1340 | } | |
1341 | ||
1342 | I2C_MUX_DEVICE *i2c_mux_search_device(int id) | |
1343 | { | |
1344 | I2C_MUX_DEVICE *device = i2c_mux_devices; | |
1345 | ||
1346 | while (device != NULL) { | |
1347 | if (device->busid == id) | |
1348 | return device; | |
1349 | device = device->next; | |
1350 | } | |
1351 | return NULL; | |
1352 | } | |
1353 | ||
1354 | /* searches in the buf from *pos the next ':'. | |
1355 | * returns: | |
1356 | * 0 if found (with *pos = where) | |
1357 | * < 0 if an error occured | |
1358 | * > 0 if the end of buf is reached | |
1359 | */ | |
1360 | static int i2c_mux_search_next (int *pos, uchar *buf, int len) | |
1361 | { | |
1362 | while ((buf[*pos] != ':') && (*pos < len)) { | |
1363 | *pos += 1; | |
1364 | } | |
1365 | if (*pos >= len) | |
1366 | return 1; | |
1367 | if (buf[*pos] != ':') | |
1368 | return -1; | |
1369 | return 0; | |
1370 | } | |
1371 | ||
1372 | static int i2c_mux_get_busid (void) | |
1373 | { | |
1374 | int tmp = i2c_mux_busid; | |
1375 | ||
1376 | i2c_mux_busid ++; | |
1377 | return tmp; | |
1378 | } | |
1379 | ||
1380 | /* Analyses a Muxstring and sends immediately the | |
1381 | Commands to the Muxes. Runs from Flash. | |
1382 | */ | |
1383 | int i2c_mux_ident_muxstring_f (uchar *buf) | |
1384 | { | |
1385 | int pos = 0; | |
1386 | int oldpos; | |
1387 | int ret = 0; | |
1388 | int len = strlen((char *)buf); | |
1389 | int chip; | |
1390 | uchar channel; | |
1391 | int was = 0; | |
1392 | ||
1393 | while (ret == 0) { | |
1394 | oldpos = pos; | |
1395 | /* search name */ | |
1396 | ret = i2c_mux_search_next(&pos, buf, len); | |
1397 | if (ret != 0) | |
1398 | printf ("ERROR\n"); | |
1399 | /* search address */ | |
1400 | pos ++; | |
1401 | oldpos = pos; | |
1402 | ret = i2c_mux_search_next(&pos, buf, len); | |
1403 | if (ret != 0) | |
1404 | printf ("ERROR\n"); | |
1405 | buf[pos] = 0; | |
1406 | chip = simple_strtoul((char *)&buf[oldpos], NULL, 16); | |
1407 | buf[pos] = ':'; | |
1408 | /* search channel */ | |
1409 | pos ++; | |
1410 | oldpos = pos; | |
1411 | ret = i2c_mux_search_next(&pos, buf, len); | |
1412 | if (ret < 0) | |
1413 | printf ("ERROR\n"); | |
1414 | was = 0; | |
1415 | if (buf[pos] != 0) { | |
1416 | buf[pos] = 0; | |
1417 | was = 1; | |
1418 | } | |
1419 | channel = simple_strtoul((char *)&buf[oldpos], NULL, 16); | |
1420 | if (was) | |
1421 | buf[pos] = ':'; | |
1422 | if (i2c_write(chip, 0, 0, &channel, 1) != 0) { | |
1423 | printf ("Error setting Mux: chip:%x channel: \ | |
1424 | %x\n", chip, channel); | |
1425 | return -1; | |
1426 | } | |
1427 | pos ++; | |
1428 | oldpos = pos; | |
1429 | ||
1430 | } | |
1431 | ||
1432 | return 0; | |
1433 | } | |
1434 | ||
1435 | /* Analyses a Muxstring and if this String is correct | |
1436 | * adds a new I2C Bus. | |
1437 | */ | |
1438 | I2C_MUX_DEVICE *i2c_mux_ident_muxstring (uchar *buf) | |
1439 | { | |
1440 | I2C_MUX_DEVICE *device; | |
1441 | I2C_MUX *mux; | |
1442 | int pos = 0; | |
1443 | int oldpos; | |
1444 | int ret = 0; | |
1445 | int len = strlen((char *)buf); | |
1446 | int was = 0; | |
1447 | ||
1448 | device = (I2C_MUX_DEVICE *)malloc (sizeof(I2C_MUX_DEVICE)); | |
1449 | device->mux = NULL; | |
1450 | device->busid = i2c_mux_get_busid (); | |
1451 | device->next = NULL; | |
1452 | while (ret == 0) { | |
1453 | mux = (I2C_MUX *)malloc (sizeof(I2C_MUX)); | |
1454 | mux->next = NULL; | |
1455 | /* search name of mux */ | |
1456 | oldpos = pos; | |
1457 | ret = i2c_mux_search_next(&pos, buf, len); | |
1458 | if (ret != 0) | |
1459 | printf ("%s no name.\n", __FUNCTION__); | |
1460 | mux->name = (char *)malloc (pos - oldpos + 1); | |
1461 | memcpy (mux->name, &buf[oldpos], pos - oldpos); | |
1462 | mux->name[pos - oldpos] = 0; | |
1463 | /* search address */ | |
1464 | pos ++; | |
1465 | oldpos = pos; | |
1466 | ret = i2c_mux_search_next(&pos, buf, len); | |
1467 | if (ret != 0) | |
1468 | printf ("%s no mux address.\n", __FUNCTION__); | |
1469 | buf[pos] = 0; | |
1470 | mux->chip = simple_strtoul((char *)&buf[oldpos], NULL, 16); | |
1471 | buf[pos] = ':'; | |
1472 | /* search channel */ | |
1473 | pos ++; | |
1474 | oldpos = pos; | |
1475 | ret = i2c_mux_search_next(&pos, buf, len); | |
1476 | if (ret < 0) | |
1477 | printf ("%s no mux channel.\n", __FUNCTION__); | |
1478 | was = 0; | |
1479 | if (buf[pos] != 0) { | |
1480 | buf[pos] = 0; | |
1481 | was = 1; | |
1482 | } | |
1483 | mux->channel = simple_strtoul((char *)&buf[oldpos], NULL, 16); | |
1484 | if (was) | |
1485 | buf[pos] = ':'; | |
1486 | if (device->mux == NULL) | |
1487 | device->mux = mux; | |
1488 | else { | |
1489 | I2C_MUX *muxtmp = device->mux; | |
1490 | while (muxtmp->next != NULL) { | |
1491 | muxtmp = muxtmp->next; | |
1492 | } | |
1493 | muxtmp->next = mux; | |
1494 | } | |
1495 | pos ++; | |
1496 | oldpos = pos; | |
1497 | } | |
1498 | if (ret > 0) { | |
1499 | /* Add Device */ | |
1500 | i2c_mux_add_device (device); | |
1501 | return device; | |
1502 | } | |
1503 | ||
1504 | return NULL; | |
1505 | } | |
1506 | ||
1507 | int i2x_mux_select_mux(int bus) | |
1508 | { | |
1509 | I2C_MUX_DEVICE *dev; | |
1510 | I2C_MUX *mux; | |
1511 | ||
1512 | if ((gd->flags & GD_FLG_RELOC) != GD_FLG_RELOC) { | |
1513 | /* select Default Mux Bus */ | |
6d0f6bcf JCPV |
1514 | #if defined(CONFIG_SYS_I2C_IVM_BUS) |
1515 | i2c_mux_ident_muxstring_f ((uchar *)CONFIG_SYS_I2C_IVM_BUS); | |
67b23a32 HS |
1516 | #else |
1517 | { | |
1518 | unsigned char *buf; | |
1519 | buf = (unsigned char *) getenv("EEprom_ivm"); | |
1520 | if (buf != NULL) | |
1521 | i2c_mux_ident_muxstring_f (buf); | |
1522 | } | |
1523 | #endif | |
1524 | return 0; | |
1525 | } | |
1526 | dev = i2c_mux_search_device(bus); | |
1527 | if (dev == NULL) | |
1528 | return -1; | |
1529 | ||
1530 | mux = dev->mux; | |
1531 | while (mux != NULL) { | |
1532 | if (i2c_write(mux->chip, 0, 0, &mux->channel, 1) != 0) { | |
1533 | printf ("Error setting Mux: chip:%x channel: \ | |
1534 | %x\n", mux->chip, mux->channel); | |
1535 | return -1; | |
1536 | } | |
1537 | mux = mux->next; | |
1538 | } | |
1539 | return 0; | |
1540 | } | |
1541 | #endif /* CONFIG_I2C_MUX */ |