]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | // SPDX-License-Identifier: GPL-2.0+ |
32b11273 CR |
2 | /* |
3 | * Copyright (C) 2011 OMICRON electronics GmbH | |
4 | * | |
a430fa06 | 5 | * based on drivers/mtd/nand/raw/nand_spl_load.c |
32b11273 CR |
6 | * |
7 | * Copyright (C) 2011 | |
8 | * Heiko Schocher, DENX Software Engineering, hs@denx.de. | |
32b11273 CR |
9 | */ |
10 | ||
11 | #include <common.h> | |
4d72caa5 | 12 | #include <image.h> |
f7ae49fc | 13 | #include <log.h> |
ff0960f9 | 14 | #include <spi.h> |
32b11273 | 15 | #include <spi_flash.h> |
36afd451 | 16 | #include <errno.h> |
a4cc1c48 | 17 | #include <spl.h> |
401d1c4f | 18 | #include <asm/global_data.h> |
7de8bd03 | 19 | #include <dm/ofnode.h> |
2bac55bc | 20 | |
7115007c | 21 | #if CONFIG_IS_ENABLED(OS_BOOT) |
fa1a73fa TR |
22 | /* |
23 | * Load the kernel, check for a valid header we can parse, and if found load | |
24 | * the kernel and then device tree. | |
25 | */ | |
2a2ee2ac | 26 | static int spi_load_image_os(struct spl_image_info *spl_image, |
2e0429bc | 27 | struct spl_boot_device *bootdev, |
2a2ee2ac | 28 | struct spi_flash *flash, |
f3543e69 | 29 | struct legacy_img_hdr *header) |
fa1a73fa | 30 | { |
7e0f2267 MV |
31 | int err; |
32 | ||
fa1a73fa | 33 | /* Read for a header, parse or error out. */ |
65cc0e2a | 34 | spi_flash_read(flash, CFG_SYS_SPI_KERNEL_OFFS, sizeof(*header), |
fa1a73fa TR |
35 | (void *)header); |
36 | ||
37 | if (image_get_magic(header) != IH_MAGIC) | |
38 | return -1; | |
39 | ||
2e0429bc | 40 | err = spl_parse_image_header(spl_image, bootdev, header); |
7e0f2267 MV |
41 | if (err) |
42 | return err; | |
fa1a73fa | 43 | |
65cc0e2a | 44 | spi_flash_read(flash, CFG_SYS_SPI_KERNEL_OFFS, |
2a2ee2ac | 45 | spl_image->size, (void *)spl_image->load_addr); |
fa1a73fa TR |
46 | |
47 | /* Read device tree. */ | |
65cc0e2a TR |
48 | spi_flash_read(flash, CFG_SYS_SPI_ARGS_OFFS, |
49 | CFG_SYS_SPI_ARGS_SIZE, | |
fa1a73fa TR |
50 | (void *)CONFIG_SYS_SPL_ARGS_ADDR); |
51 | ||
52 | return 0; | |
53 | } | |
54 | #endif | |
55 | ||
00d55956 LV |
56 | static ulong spl_spi_fit_read(struct spl_load_info *load, ulong sector, |
57 | ulong count, void *buf) | |
58 | { | |
59 | struct spi_flash *flash = load->dev; | |
60 | ulong ret; | |
61 | ||
62 | ret = spi_flash_read(flash, sector, count, buf); | |
63 | if (!ret) | |
64 | return count; | |
65 | else | |
66 | return 0; | |
67 | } | |
ec649330 PF |
68 | |
69 | unsigned int __weak spl_spi_get_uboot_offs(struct spi_flash *flash) | |
70 | { | |
71 | return CONFIG_SYS_SPI_U_BOOT_OFFS; | |
72 | } | |
73 | ||
6dd18a65 VA |
74 | u32 __weak spl_spi_boot_bus(void) |
75 | { | |
76 | return CONFIG_SF_DEFAULT_BUS; | |
77 | } | |
78 | ||
79 | u32 __weak spl_spi_boot_cs(void) | |
80 | { | |
81 | return CONFIG_SF_DEFAULT_CS; | |
82 | } | |
83 | ||
32b11273 CR |
84 | /* |
85 | * The main entry for SPI booting. It's necessary that SDRAM is already | |
86 | * configured and available since this code loads the main U-Boot image | |
87 | * from SPI into SDRAM and starts it from there. | |
88 | */ | |
2a2ee2ac SG |
89 | static int spl_spi_load_image(struct spl_image_info *spl_image, |
90 | struct spl_boot_device *bootdev) | |
32b11273 | 91 | { |
36afd451 | 92 | int err = 0; |
ec649330 | 93 | unsigned int payload_offs; |
32b11273 | 94 | struct spi_flash *flash; |
f3543e69 | 95 | struct legacy_img_hdr *header; |
6dd18a65 VA |
96 | unsigned int sf_bus = spl_spi_boot_bus(); |
97 | unsigned int sf_cs = spl_spi_boot_cs(); | |
32b11273 CR |
98 | |
99 | /* | |
100 | * Load U-Boot image from SPI flash into RAM | |
b0cc1b84 PD |
101 | * In DM mode: defaults speed and mode will be |
102 | * taken from DT when available | |
32b11273 | 103 | */ |
6dd18a65 | 104 | flash = spi_flash_probe(sf_bus, sf_cs, |
88e34e5f NK |
105 | CONFIG_SF_DEFAULT_SPEED, |
106 | CONFIG_SF_DEFAULT_MODE); | |
32b11273 | 107 | if (!flash) { |
a4cc1c48 | 108 | puts("SPI probe failed.\n"); |
36afd451 | 109 | return -ENODEV; |
32b11273 CR |
110 | } |
111 | ||
ec649330 PF |
112 | payload_offs = spl_spi_get_uboot_offs(flash); |
113 | ||
51c12319 | 114 | header = spl_get_load_buffer(-sizeof(*header), sizeof(*header)); |
32b11273 | 115 | |
414cc151 SG |
116 | if (CONFIG_IS_ENABLED(OF_REAL)) { |
117 | payload_offs = ofnode_conf_read_int("u-boot,spl-payload-offset", | |
118 | payload_offs); | |
119 | } | |
2bac55bc | 120 | |
7115007c | 121 | #if CONFIG_IS_ENABLED(OS_BOOT) |
2e0429bc | 122 | if (spl_start_uboot() || spi_load_image_os(spl_image, bootdev, flash, header)) |
fa1a73fa TR |
123 | #endif |
124 | { | |
125 | /* Load u-boot, mkimage header is 64 bytes. */ | |
51c12319 | 126 | err = spi_flash_read(flash, payload_offs, sizeof(*header), |
36afd451 | 127 | (void *)header); |
a7044900 SG |
128 | if (err) { |
129 | debug("%s: Failed to read from SPI flash (err=%d)\n", | |
130 | __func__, err); | |
36afd451 | 131 | return err; |
a7044900 | 132 | } |
36afd451 | 133 | |
26ad648f MV |
134 | if (IS_ENABLED(CONFIG_SPL_LOAD_FIT_FULL) && |
135 | image_get_magic(header) == FDT_MAGIC) { | |
136 | err = spi_flash_read(flash, payload_offs, | |
137 | roundup(fdt_totalsize(header), 4), | |
138 | (void *)CONFIG_SYS_LOAD_ADDR); | |
139 | if (err) | |
140 | return err; | |
2e0429bc | 141 | err = spl_parse_image_header(spl_image, bootdev, |
f3543e69 | 142 | (struct legacy_img_hdr *)CONFIG_SYS_LOAD_ADDR); |
26ad648f MV |
143 | } else if (IS_ENABLED(CONFIG_SPL_LOAD_FIT) && |
144 | image_get_magic(header) == FDT_MAGIC) { | |
00d55956 LV |
145 | struct spl_load_info load; |
146 | ||
147 | debug("Found FIT\n"); | |
148 | load.dev = flash; | |
149 | load.priv = NULL; | |
150 | load.filename = NULL; | |
151 | load.bl_len = 1; | |
152 | load.read = spl_spi_fit_read; | |
f4d7d859 | 153 | err = spl_load_simple_fit(spl_image, &load, |
2bac55bc | 154 | payload_offs, |
00d55956 | 155 | header); |
d9bd2f4a PF |
156 | } else if (IS_ENABLED(CONFIG_SPL_LOAD_IMX_CONTAINER)) { |
157 | struct spl_load_info load; | |
158 | ||
159 | load.dev = flash; | |
160 | load.priv = NULL; | |
161 | load.filename = NULL; | |
162 | load.bl_len = 1; | |
163 | load.read = spl_spi_fit_read; | |
164 | ||
165 | err = spl_load_imx_container(spl_image, &load, | |
166 | payload_offs); | |
00d55956 | 167 | } else { |
2e0429bc | 168 | err = spl_parse_image_header(spl_image, bootdev, header); |
00d55956 LV |
169 | if (err) |
170 | return err; | |
5fce2875 | 171 | err = spi_flash_read(flash, payload_offs + spl_image->offset, |
2a2ee2ac SG |
172 | spl_image->size, |
173 | (void *)spl_image->load_addr); | |
00d55956 | 174 | } |
cd2f9031 VA |
175 | if (IS_ENABLED(CONFIG_SPI_FLASH_SOFT_RESET)) { |
176 | err = spi_nor_remove(flash); | |
177 | if (err) | |
178 | return err; | |
179 | } | |
fa1a73fa | 180 | } |
36afd451 NK |
181 | |
182 | return err; | |
32b11273 | 183 | } |
139db7af | 184 | /* Use priorty 1 so that boards can override this */ |
ebc4ef61 | 185 | SPL_LOAD_IMAGE_METHOD("SPI", 1, BOOT_DEVICE_SPI, spl_spi_load_image); |