]> git.ipfire.org Git - thirdparty/u-boot.git/blame - configs/T2080RDB_revD_SPIFLASH_defconfig
projects / thirdparty / u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
configs: Resync with savedefconfig
[thirdparty/u-boot.git] / configs / T2080RDB_revD_SPIFLASH_defconfig
CommitLineData
13ea307f 1CONFIG_PPC=y
98463903 2CONFIG_TEXT_BASE=0x00200000
13ea307f
CG		 3CONFIG_SPL_LIBCOMMON_SUPPORT=y
4CONFIG_SPL_LIBGENERIC_SUPPORT=y
c960c0fd 5CONFIG_SF_DEFAULT_SPEED=10000000
13ea307f
CG		 6CONFIG_ENV_SIZE=0x2000
7CONFIG_ENV_OFFSET=0x100000
8CONFIG_ENV_SECT_SIZE=0x10000
2bba7807 9CONFIG_DEFAULT_DEVICE_TREE="t2080rdb"
13ea307f 10CONFIG_SPL_TEXT_BASE=0xFFFD8000
c90e1893 11CONFIG_SYS_MONITOR_LEN=786432
2a736066 12CONFIG_SPL_SERIAL=y
9ca00684 13CONFIG_SPL_DRIVERS_MISC=y
13ea307f
CG		 14CONFIG_SPL=y
15CONFIG_SPL_SPI_FLASH_SUPPORT=y
ea2ca7e1 16CONFIG_SPL_SPI=y
13ea307f 17CONFIG_MPC85xx=y
d3d0b5bb 18CONFIG_SYS_INIT_RAM_LOCK=y
13ea307f 19CONFIG_TARGET_T2080RDB=y
fbc3621f 20CONFIG_ENABLE_36BIT_PHYS=y
3dab405b 21CONFIG_SYS_BOOK3E_HV=y
38d091ac 22CONFIG_SYS_CACHE_STASHING=y
de47ff53 23CONFIG_SYS_MPC85XX_NO_RESETVEC=y
13ea307f 24CONFIG_T2080RDB_REV_D=y
54f80dd2 25CONFIG_USE_UBOOTPATH=y
3dc2987f
TR		 26CONFIG_PCIE1=y
27CONFIG_PCIE2=y
28CONFIG_PCIE3=y
29CONFIG_PCIE4=y
30CONFIG_VID=y
31CONFIG_VID_FLS_ENV="t208xrdb_vdd_mv"
32CONFIG_VOL_MONITOR_IR36021_READ=y
33CONFIG_VOL_MONITOR_IR36021_SET=y
1de46d91 34CONFIG_SYS_FSL_NUM_CC_PLLS=2
0a3689cb
TR		 35CONFIG_SYS_MEMTEST_START=0x00200000
36CONFIG_SYS_MEMTEST_END=0x00400000
54c5c2b8 37CONFIG_MP=y
13ea307f
CG		 38CONFIG_FIT=y
39CONFIG_FIT_VERBOSE=y
40CONFIG_OF_BOARD_SETUP=y
41CONFIG_OF_STDOUT_VIA_ALIAS=y
d8ef01e9 42CONFIG_RAMBOOT_PBL=y
d433c74e 43CONFIG_SPIFLASH=y
d8ef01e9
TR		 44CONFIG_SYS_FSL_PBL_PBI="board/freescale/t208xrdb/t2080_pbi.cfg"
45CONFIG_SYS_FSL_PBL_RCW="board/freescale/t208xrdb/t2080_spi_rcw.cfg"
13ea307f 46CONFIG_BOOTDELAY=10
970bf860
TR		 47CONFIG_USE_BOOTCOMMAND=y
48CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
42a2d90c 49CONFIG_ARCH_MISC_INIT=y
13ea307f
CG		 50CONFIG_BOARD_EARLY_INIT_R=y
51# CONFIG_SPL_FRAMEWORK is not set
ca8a329a
TR		 52CONFIG_SPL_MAX_SIZE=0x28000
53CONFIG_SPL_PAD_TO=0x40000
13ea307f
CG		 54CONFIG_SPL_SPI_BOOT=y
55CONFIG_SPL_FSL_PBL=y
6074a536 56CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
b35316fb
TR		 57CONFIG_SPL_FLUSH_IMAGE=y
58CONFIG_SPL_SKIP_RELOCATE=y
7f2c91e5 59CONFIG_SPL_GD_ADDR=0xfffc8000
55cf860b
TR		 60CONFIG_SPL_RELOC_STACK=0xfffd8000
61CONFIG_SPL_RELOC_MALLOC=y
62CONFIG_SPL_RELOC_MALLOC_ADDR=0xfffcb000
63CONFIG_SPL_RELOC_MALLOC_SIZE=0xc800
13ea307f 64CONFIG_SPL_ENV_SUPPORT=y
975e7cf3 65CONFIG_SPL_I2C=y
6f004ada 66CONFIG_SPL_MPC8XXX_INIT_DDR=y
13ea307f 67CONFIG_HUSH_PARSER=y
d0ee7f29 68CONFIG_SYS_PBSIZE=276
13ea307f 69CONFIG_CMD_IMLS=y
88cd7d0e 70CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
13ea307f
CG		 71CONFIG_CMD_MEMTEST=y
72CONFIG_SYS_ALT_MEMTEST=y
73CONFIG_CMD_DM=y
74CONFIG_CMD_I2C=y
75CONFIG_CMD_MMC=y
76CONFIG_CMD_USB=y
77CONFIG_CMD_DHCP=y
78CONFIG_CMD_MII=y
79CONFIG_CMD_PING=y
13ea307f
CG		 80CONFIG_CMD_EXT2=y
81CONFIG_CMD_FAT=y
82CONFIG_CMD_MTDPARTS=y
83CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
84CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.1:1m(uboot),5m(kernel),128k(dtb),-(user)"
85# CONFIG_CMD_IRQ is not set
86CONFIG_OF_CONTROL=y
87CONFIG_ENV_OVERWRITE=y
88CONFIG_ENV_IS_IN_SPI_FLASH=y
fdfb17b1
TR		 89CONFIG_USE_BOOTFILE=y
90CONFIG_BOOTFILE="uImage"
0e14cdfa
TR		 91CONFIG_USE_ETHPRIME=y
92CONFIG_ETHPRIME="FM1@DTSEC3"
54f80dd2 93CONFIG_USE_ROOTPATH=y
0a816d92 94CONFIG_FSL_SATA_V2=y
edca8cf7 95CONFIG_SYS_SATA_MAX_DEVICE=2
13ea307f 96CONFIG_FSL_CAAM=y
efb5dab7 97CONFIG_DDR_CLK_FREQ=133330000
95372165
TR		 98CONFIG_DDR_ECC=y
99CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
13ea307f 100CONFIG_DM_I2C=y
55dabcc8 101CONFIG_SPL_SYS_I2C_LEGACY=y
fc8d3b9a 102CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
6d5d0c95
TR		 103CONFIG_SYS_I2C_FSL=y
104CONFIG_SYS_FSL_I2C_OFFSET=0x118000
105CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
106CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
107CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
108CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
109CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
110CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
88cd7d0e 111CONFIG_SYS_I2C_EEPROM_ADDR=0x50
13ea307f
CG		 112CONFIG_FSL_ESDHC=y
113CONFIG_MTD=y
114CONFIG_MTD_NOR_FLASH=y
115CONFIG_FLASH_CFI_DRIVER=y
116CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
b72713dc 117CONFIG_SYS_FLASH_EMPTY_INFO=y
13ea307f
CG		 118CONFIG_FLASH_CFI_MTD=y
119CONFIG_SYS_FLASH_CFI=y
1107dad8 120CONFIG_SYS_FLASH_QUIET_TEST=y
1db251bd 121CONFIG_SYS_MAX_FLASH_SECT=1024
13ea307f 122CONFIG_DM_SPI_FLASH=y
13ea307f
CG		 123CONFIG_SPI_FLASH_STMICRO=y
124CONFIG_PHYLIB=y
125CONFIG_PHY_AQUANTIA=y
126CONFIG_PHY_CORTINA=y
127CONFIG_SYS_CORTINA_FW_IN_SPIFLASH=y
e99b1dfc 128CONFIG_CORTINA_FW_ADDR=0x120000
13ea307f 129CONFIG_PHY_REALTEK=y
13ea307f
CG		 130CONFIG_DM_MDIO=y
131CONFIG_E1000=y
132CONFIG_FMAN_ENET=y
a97a071d 133CONFIG_SYS_FMAN_FW_ADDR=0x110000
13ea307f 134CONFIG_MII=y
13ea307f
CG		 135CONFIG_DM_PCI_COMPAT=y
136CONFIG_PCIE_FSL=y
137CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
138CONFIG_DM_RTC=y
139CONFIG_RTC_DS1307=y
9591b635 140CONFIG_SYS_NS16550_SERIAL=y
13ea307f
CG		 141CONFIG_SPI=y
142CONFIG_DM_SPI=y
143CONFIG_FSL_ESPI=y
144CONFIG_USB=y
f76750d1 145CONFIG_USB_EHCI_FSL=y
3371edda 146CONFIG_USB_MAX_CONTROLLER_COUNT=2
13ea307f
CG		 147CONFIG_USB_STORAGE=y
148CONFIG_ADDR_MAP=y
149CONFIG_SYS_NUM_ADDR_MAP=64
"Das U-Boot" Source Tree