]>
Commit | Line | Data |
---|---|---|
f8c1e893 LV |
1 | CONFIG_ARM=y |
2 | CONFIG_ARCH_K3=y | |
9802154a TR |
3 | CONFIG_SYS_MALLOC_LEN=0x2000000 |
4 | CONFIG_SYS_MALLOC_F_LEN=0x8000 | |
83061dbd | 5 | CONFIG_SPL_GPIO=y |
f8c1e893 LV |
6 | CONFIG_SPL_LIBCOMMON_SUPPORT=y |
7 | CONFIG_SPL_LIBGENERIC_SUPPORT=y | |
d86bf912 | 8 | CONFIG_NR_DRAM_BANKS=2 |
f8c1e893 LV |
9 | CONFIG_SOC_K3_J721E=y |
10 | CONFIG_TARGET_J7200_A72_EVM=y | |
11 | CONFIG_ENV_SIZE=0x20000 | |
12 | CONFIG_ENV_OFFSET=0x680000 | |
f8c1e893 LV |
13 | CONFIG_DM_GPIO=y |
14 | CONFIG_SPL_DM_SPI=y | |
2bba7807 | 15 | CONFIG_DEFAULT_DEVICE_TREE="k3-j7200-common-proc-board" |
f8c1e893 | 16 | CONFIG_SPL_TEXT_BASE=0x80080000 |
103c5f18 | 17 | CONFIG_SPL_MMC=y |
2a736066 | 18 | CONFIG_SPL_SERIAL=y |
9ca00684 | 19 | CONFIG_SPL_DRIVERS_MISC=y |
f8c1e893 | 20 | CONFIG_SPL_STACK_R_ADDR=0x82000000 |
f8c1e893 LV |
21 | CONFIG_ENV_OFFSET_REDUND=0x6A0000 |
22 | CONFIG_SPL_FS_FAT=y | |
23 | CONFIG_SPL_LIBDISK_SUPPORT=y | |
24 | CONFIG_SPL_SPI_FLASH_SUPPORT=y | |
ea2ca7e1 | 25 | CONFIG_SPL_SPI=y |
f8c1e893 | 26 | # CONFIG_PSCI_RESET is not set |
f8c1e893 | 27 | CONFIG_DISTRO_DEFAULTS=y |
eaf6ea6a TR |
28 | CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y |
29 | CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x80480000 | |
f8c1e893 LV |
30 | # CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set |
31 | CONFIG_SPL_LOAD_FIT=y | |
32 | CONFIG_SPL_LOAD_FIT_ADDRESS=0x81000000 | |
33 | # CONFIG_USE_SPL_FIT_GENERATOR is not set | |
34 | CONFIG_OF_BOARD_SETUP=y | |
f61687df | 35 | CONFIG_BOOTCOMMAND="run findfdt; run envboot; run init_${boot}; run boot_rprocs; run get_kern_${boot}; run get_fdt_${boot}; run get_overlay_${boot}; run run_kern" |
87c5bc80 | 36 | CONFIG_LOGLEVEL=7 |
ca8a329a | 37 | CONFIG_SPL_MAX_SIZE=0xc0000 |
6600b355 TR |
38 | CONFIG_SPL_HAS_BSS_LINKER_SECTION=y |
39 | CONFIG_SPL_BSS_START_ADDR=0x80a00000 | |
9b5f9aeb | 40 | CONFIG_SPL_BSS_MAX_SIZE=0x80000 |
f8c1e893 LV |
41 | CONFIG_SPL_BOARD_INIT=y |
42 | CONFIG_SPL_SYS_MALLOC_SIMPLE=y | |
43 | CONFIG_SPL_STACK_R=y | |
10f6e4dc TR |
44 | CONFIG_SYS_SPL_MALLOC=y |
45 | CONFIG_SYS_SPL_MALLOC_SIZE=0x800000 | |
f8c1e893 LV |
46 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y |
47 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x1400 | |
48 | CONFIG_SPL_DMA=y | |
49 | CONFIG_SPL_ENV_SUPPORT=y | |
4a11e34b | 50 | CONFIG_SPL_FS_LOAD_PAYLOAD_NAME="u-boot.img" |
975e7cf3 | 51 | CONFIG_SPL_I2C=y |
f8c1e893 | 52 | CONFIG_SPL_DM_MAILBOX=y |
f7fdeec4 | 53 | CONFIG_SPL_MTD_SUPPORT=y |
f8c1e893 | 54 | CONFIG_SPL_DM_SPI_FLASH=y |
f7fdeec4 | 55 | CONFIG_SPL_NOR_SUPPORT=y |
f8c1e893 | 56 | CONFIG_SPL_DM_RESET=y |
f8c1e893 LV |
57 | CONFIG_SPL_POWER_DOMAIN=y |
58 | CONFIG_SPL_RAM_SUPPORT=y | |
59 | CONFIG_SPL_RAM_DEVICE=y | |
60 | # CONFIG_SPL_SPI_FLASH_TINY is not set | |
61 | CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y | |
62 | CONFIG_SPL_SPI_LOAD=y | |
3e5b62f7 | 63 | CONFIG_SYS_SPI_U_BOOT_OFFS=0x280000 |
f8c1e893 LV |
64 | CONFIG_SPL_USB_GADGET=y |
65 | CONFIG_SPL_DFU=y | |
66 | CONFIG_SPL_YMODEM_SUPPORT=y | |
cf493582 | 67 | CONFIG_SYS_MAXARGS=64 |
f8c1e893 LV |
68 | CONFIG_CMD_ASKENV=y |
69 | CONFIG_CMD_DFU=y | |
70 | # CONFIG_CMD_FLASH is not set | |
71 | CONFIG_CMD_GPIO=y | |
72 | CONFIG_CMD_GPT=y | |
73 | CONFIG_CMD_I2C=y | |
74 | CONFIG_CMD_MMC=y | |
75 | CONFIG_CMD_MTD=y | |
d529e4a4 | 76 | CONFIG_CMD_REMOTEPROC=y |
f8c1e893 LV |
77 | CONFIG_CMD_UFS=y |
78 | CONFIG_CMD_USB=y | |
79 | CONFIG_CMD_USB_MASS_STORAGE=y | |
80 | # CONFIG_CMD_SETEXPR is not set | |
81 | CONFIG_CMD_TIME=y | |
82 | CONFIG_CMD_EXT4_WRITE=y | |
83 | CONFIG_MTDIDS_DEFAULT="nor0=47040000.spi.0,nor0=47034000.hyperbus" | |
84 | CONFIG_MTDPARTS_DEFAULT="mtdparts=47040000.spi.0:512k(ospi.tiboot3),2m(ospi.tispl),4m(ospi.u-boot),128k(ospi.env),128k(ospi.env.backup),1m(ospi.sysfw),-@8m(ospi.rootfs);47034000.hyperbus:512k(hbmc.tiboot3),2m(hbmc.tispl),4m(hbmc.u-boot),256k(hbmc.env),1m(hbmc.sysfw),-@8m(hbmc.rootfs)" | |
85 | CONFIG_CMD_UBI=y | |
86 | # CONFIG_ISO_PARTITION is not set | |
87 | # CONFIG_SPL_EFI_PARTITION is not set | |
88 | CONFIG_OF_CONTROL=y | |
89 | CONFIG_SPL_OF_CONTROL=y | |
90 | CONFIG_SPL_MULTI_DTB_FIT=y | |
91 | CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y | |
92 | CONFIG_ENV_OVERWRITE=y | |
93 | CONFIG_ENV_IS_IN_MMC=y | |
94 | CONFIG_SYS_REDUNDAND_ENVIRONMENT=y | |
95 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y | |
96 | CONFIG_NET_RANDOM_ETHADDR=y | |
f8c1e893 LV |
97 | CONFIG_SPL_DM=y |
98 | CONFIG_SPL_DM_SEQ_ALIAS=y | |
99 | CONFIG_REGMAP=y | |
100 | CONFIG_SPL_REGMAP=y | |
101 | CONFIG_SYSCON=y | |
f7fdeec4 | 102 | CONFIG_SPL_SYSCON=y |
f8c1e893 LV |
103 | CONFIG_SPL_OF_TRANSLATE=y |
104 | CONFIG_CLK=y | |
105 | CONFIG_SPL_CLK=y | |
0e64ecd7 | 106 | CONFIG_CLK_CCF=y |
3e5b62f7 | 107 | CONFIG_CLK_TI_SCI=y |
f8c1e893 LV |
108 | CONFIG_DFU_MMC=y |
109 | CONFIG_DFU_RAM=y | |
110 | CONFIG_DFU_SF=y | |
e3e2c643 TR |
111 | CONFIG_SYS_DFU_DATA_BUF_SIZE=0x40000 |
112 | CONFIG_SYS_DFU_MAX_FILE_SIZE=0x800000 | |
f8c1e893 LV |
113 | CONFIG_DMA_CHANNELS=y |
114 | CONFIG_TI_K3_NAVSS_UDMA=y | |
115 | CONFIG_USB_FUNCTION_FASTBOOT=y | |
116 | CONFIG_FASTBOOT_BUF_ADDR=0x82000000 | |
117 | CONFIG_FASTBOOT_BUF_SIZE=0x2F000000 | |
118 | CONFIG_FASTBOOT_FLASH=y | |
119 | CONFIG_FASTBOOT_FLASH_MMC_DEV=0 | |
120 | CONFIG_FASTBOOT_CMD_OEM_FORMAT=y | |
121 | CONFIG_TI_SCI_PROTOCOL=y | |
122 | CONFIG_DA8XX_GPIO=y | |
123 | CONFIG_DM_PCA953X=y | |
124 | CONFIG_DM_I2C=y | |
79a30b11 | 125 | CONFIG_DM_I2C_GPIO=y |
f8c1e893 LV |
126 | CONFIG_SYS_I2C_OMAP24XX=y |
127 | CONFIG_DM_MAILBOX=y | |
128 | CONFIG_K3_SEC_PROXY=y | |
f8c1e893 | 129 | CONFIG_SUPPORT_EMMC_BOOT=y |
79a30b11 FA |
130 | CONFIG_MMC_IO_VOLTAGE=y |
131 | CONFIG_MMC_UHS_SUPPORT=y | |
f490d359 AG |
132 | CONFIG_MMC_HS400_SUPPORT=y |
133 | CONFIG_SPL_MMC_HS400_SUPPORT=y | |
f8c1e893 LV |
134 | CONFIG_MMC_SDHCI=y |
135 | CONFIG_MMC_SDHCI_ADMA=y | |
136 | CONFIG_SPL_MMC_SDHCI_ADMA=y | |
137 | CONFIG_MMC_SDHCI_AM654=y | |
138 | CONFIG_MTD=y | |
139 | CONFIG_DM_MTD=y | |
140 | CONFIG_MTD_NOR_FLASH=y | |
f8c1e893 LV |
141 | CONFIG_CFI_FLASH=y |
142 | CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y | |
143 | CONFIG_FLASH_CFI_MTD=y | |
144 | CONFIG_SYS_FLASH_CFI=y | |
145 | CONFIG_HBMC_AM654=y | |
0f9595b9 | 146 | CONFIG_SYS_MAX_FLASH_BANKS_DETECT=y |
f8c1e893 LV |
147 | CONFIG_DM_SPI_FLASH=y |
148 | CONFIG_SPI_FLASH_STMICRO=y | |
149 | # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set | |
150 | CONFIG_SPI_FLASH_MTD=y | |
0e64ecd7 AG |
151 | CONFIG_MULTIPLEXER=y |
152 | CONFIG_MUX_MMIO=y | |
f8c1e893 | 153 | CONFIG_PHY_FIXED=y |
f8c1e893 | 154 | CONFIG_TI_AM65_CPSW_NUSS=y |
0e64ecd7 AG |
155 | CONFIG_PHY=y |
156 | CONFIG_SPL_PHY=y | |
157 | CONFIG_PHY_CADENCE_TORRENT=y | |
158 | CONFIG_PHY_J721E_WIZ=y | |
f8c1e893 LV |
159 | CONFIG_PINCTRL=y |
160 | # CONFIG_PINCTRL_GENERIC is not set | |
161 | CONFIG_SPL_PINCTRL=y | |
162 | # CONFIG_SPL_PINCTRL_GENERIC is not set | |
163 | CONFIG_PINCTRL_SINGLE=y | |
164 | CONFIG_POWER_DOMAIN=y | |
165 | CONFIG_TI_SCI_POWER_DOMAIN=y | |
79a30b11 FA |
166 | CONFIG_DM_REGULATOR=y |
167 | CONFIG_DM_REGULATOR_FIXED=y | |
168 | CONFIG_DM_REGULATOR_GPIO=y | |
f8c1e893 LV |
169 | CONFIG_RAM=y |
170 | CONFIG_SPL_RAM=y | |
d529e4a4 | 171 | CONFIG_REMOTEPROC_TI_K3_R5F=y |
f8c1e893 LV |
172 | CONFIG_DM_RESET=y |
173 | CONFIG_RESET_TI_SCI=y | |
174 | CONFIG_SCSI=y | |
175 | CONFIG_DM_SCSI=y | |
176 | CONFIG_DM_SERIAL=y | |
177 | CONFIG_SOC_DEVICE=y | |
178 | CONFIG_SOC_DEVICE_TI_K3=y | |
179 | CONFIG_SOC_TI=y | |
180 | CONFIG_SPI=y | |
181 | CONFIG_DM_SPI=y | |
182 | CONFIG_CADENCE_QSPI=y | |
55b3ba4c TR |
183 | CONFIG_HAS_CQSPI_REF_CLK=y |
184 | CONFIG_CQSPI_REF_CLK=133333333 | |
f8c1e893 LV |
185 | CONFIG_SYSRESET=y |
186 | CONFIG_SPL_SYSRESET=y | |
187 | CONFIG_SYSRESET_TI_SCI=y | |
188 | CONFIG_USB=y | |
f8c1e893 LV |
189 | CONFIG_DM_USB_GADGET=y |
190 | CONFIG_SPL_DM_USB_GADGET=y | |
191 | CONFIG_USB_XHCI_HCD=y | |
192 | CONFIG_USB_CDNS3=y | |
193 | CONFIG_USB_CDNS3_GADGET=y | |
194 | CONFIG_USB_CDNS3_HOST=y | |
195 | CONFIG_SPL_USB_CDNS3_GADGET=y | |
196 | CONFIG_USB_GADGET=y | |
197 | CONFIG_USB_GADGET_MANUFACTURER="Texas Instruments" | |
198 | CONFIG_USB_GADGET_VENDOR_NUM=0x0451 | |
199 | CONFIG_USB_GADGET_PRODUCT_NUM=0x6164 | |
200 | CONFIG_UFS=y | |
201 | CONFIG_CADENCE_UFS=y | |
202 | CONFIG_TI_J721E_UFS=y | |
203 | CONFIG_OF_LIBFDT_OVERLAY=y |