]> git.ipfire.org Git - thirdparty/u-boot.git/blame - configs/rock_defconfig
spl: socfpga: Implement fpga bitstream loading with socfpga loadfs
[thirdparty/u-boot.git] / configs / rock_defconfig
CommitLineData
47197682
HS
1CONFIG_ARM=y
2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
3# CONFIG_SPL_USE_ARCH_MEMSET is not set
4CONFIG_ARCH_ROCKCHIP=y
278b90ce 5CONFIG_SYS_TEXT_BASE=0x60000000
47197682
HS
6CONFIG_SYS_MALLOC_F_LEN=0x2000
7CONFIG_ROCKCHIP_RK3188=y
ee14d29d 8CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
47197682 9CONFIG_TARGET_ROCK=y
d168bcb6
TR
10CONFIG_NR_DRAM_BANKS=1
11CONFIG_SPL_STACK_R_ADDR=0x60080000
358b6a20
TR
12CONFIG_DEBUG_UART_BASE=0x20064000
13CONFIG_DEBUG_UART_CLOCK=24000000
fb82fe38 14CONFIG_DEBUG_UART=y
a2a5053a 15CONFIG_DEFAULT_FDT_FILE="rk3188-radxarock.dtb"
47197682 16# CONFIG_DISPLAY_CPUINFO is not set
78eba69d 17CONFIG_DISPLAY_BOARDINFO_LATE=y
f89d6133 18CONFIG_SPL_TEXT_BASE=0x10080800
47197682
HS
19CONFIG_SPL_STACK_R=y
20CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
47738acc 21CONFIG_RANDOM_UUID=y
88663126 22CONFIG_CMD_I2C=y
47197682
HS
23CONFIG_CMD_MMC=y
24CONFIG_CMD_SF=y
25CONFIG_CMD_SPI=y
47197682
HS
26# CONFIG_CMD_SETEXPR is not set
27CONFIG_CMD_CACHE=y
28CONFIG_CMD_TIME=y
29CONFIG_CMD_REGULATOR=y
30CONFIG_SPL_OF_CONTROL=y
8c5cad05 31CONFIG_DEFAULT_DEVICE_TREE="rk3188-radxarock"
47197682
HS
32CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
33CONFIG_SPL_OF_PLATDATA=y
5dc4dfd2 34CONFIG_ENV_IS_IN_MMC=y
47197682
HS
35CONFIG_REGMAP=y
36CONFIG_SYSCON=y
37# CONFIG_SPL_SIMPLE_BUS is not set
38CONFIG_CLK=y
39CONFIG_ROCKCHIP_GPIO=y
40CONFIG_SYS_I2C_ROCKCHIP=y
41CONFIG_LED=y
42CONFIG_MMC_DW=y
43CONFIG_MMC_DW_ROCKCHIP=y
ea4805d6 44CONFIG_SPI_FLASH=y
14453fbf 45CONFIG_SF_DEFAULT_SPEED=20000000
47197682 46CONFIG_PINCTRL=y
47197682
HS
47CONFIG_DM_PMIC=y
48# CONFIG_SPL_PMIC_CHILDREN is not set
49CONFIG_PMIC_ACT8846=y
50CONFIG_REGULATOR_ACT8846=y
51CONFIG_DM_REGULATOR_FIXED=y
52CONFIG_RAM=y
47197682 53CONFIG_DEBUG_UART_SHIFT=2
47197682 54CONFIG_SYSRESET=y
37dc72f5
TR
55CONFIG_TIMER=y
56CONFIG_SPL_TIMER=y
57CONFIG_ROCKCHIP_TIMER=y
6574864d
AF
58CONFIG_USB=y
59CONFIG_ROCKCHIP_USB2_PHY=y
47197682
HS
60CONFIG_SPL_TINY_MEMSET=y
61CONFIG_CMD_DHRYSTONE=y
62CONFIG_ERRNO_STR=y