]>
Commit | Line | Data |
---|---|---|
c609719b WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
4 | * Marius Groeger <mgroeger@sysgo.de> | |
5 | * | |
6 | * (C) Copyright 2002 | |
7 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
8 | * Alex Zuepke <azu@sysgo.de> | |
9 | * | |
10 | * (C) Copyright 2002 | |
11 | * Gary Jennejohn, DENX Software Engineering, <gj@denx.de> | |
12 | * | |
13 | * See file CREDITS for list of people who contributed to this | |
14 | * project. | |
15 | * | |
16 | * This program is free software; you can redistribute it and/or | |
17 | * modify it under the terms of the GNU General Public License as | |
18 | * published by the Free Software Foundation; either version 2 of | |
19 | * the License, or (at your option) any later version. | |
20 | * | |
21 | * This program is distributed in the hope that it will be useful, | |
22 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
23 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
24 | * GNU General Public License for more details. | |
25 | * | |
26 | * You should have received a copy of the GNU General Public License | |
27 | * along with this program; if not, write to the Free Software | |
28 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
29 | * MA 02111-1307 USA | |
30 | */ | |
31 | ||
32 | #include <common.h> | |
281e00a3 | 33 | #include <arm920t.h> |
c609719b WD |
34 | #include <asm/proc-armv/ptrace.h> |
35 | ||
c609719b WD |
36 | #ifdef CONFIG_USE_IRQ |
37 | /* enable IRQ interrupts */ | |
38 | void enable_interrupts (void) | |
39 | { | |
40 | unsigned long temp; | |
41 | __asm__ __volatile__("mrs %0, cpsr\n" | |
42 | "bic %0, %0, #0x80\n" | |
43 | "msr cpsr_c, %0" | |
44 | : "=r" (temp) | |
45 | : | |
46 | : "memory"); | |
47 | } | |
48 | ||
49 | ||
50 | /* | |
51 | * disable IRQ/FIQ interrupts | |
52 | * returns true if interrupts had been enabled before we disabled them | |
53 | */ | |
54 | int disable_interrupts (void) | |
55 | { | |
56 | unsigned long old,temp; | |
57 | __asm__ __volatile__("mrs %0, cpsr\n" | |
58 | "orr %1, %0, #0xc0\n" | |
59 | "msr cpsr_c, %1" | |
60 | : "=r" (old), "=r" (temp) | |
61 | : | |
62 | : "memory"); | |
63 | return (old & 0x80) == 0; | |
64 | } | |
65 | #else | |
66 | void enable_interrupts (void) | |
67 | { | |
68 | return; | |
69 | } | |
70 | int disable_interrupts (void) | |
71 | { | |
72 | return 0; | |
73 | } | |
74 | #endif | |
75 | ||
76 | ||
c609719b WD |
77 | void bad_mode (void) |
78 | { | |
79 | panic ("Resetting CPU ...\n"); | |
80 | reset_cpu (0); | |
81 | } | |
82 | ||
83 | void show_regs (struct pt_regs *regs) | |
84 | { | |
85 | unsigned long flags; | |
86 | const char *processor_modes[] = { | |
87 | "USER_26", "FIQ_26", "IRQ_26", "SVC_26", | |
88 | "UK4_26", "UK5_26", "UK6_26", "UK7_26", | |
89 | "UK8_26", "UK9_26", "UK10_26", "UK11_26", | |
90 | "UK12_26", "UK13_26", "UK14_26", "UK15_26", | |
91 | "USER_32", "FIQ_32", "IRQ_32", "SVC_32", | |
92 | "UK4_32", "UK5_32", "UK6_32", "ABT_32", | |
93 | "UK8_32", "UK9_32", "UK10_32", "UND_32", | |
94 | "UK12_32", "UK13_32", "UK14_32", "SYS_32", | |
95 | }; | |
96 | ||
97 | flags = condition_codes (regs); | |
98 | ||
99 | printf ("pc : [<%08lx>] lr : [<%08lx>]\n" | |
100 | "sp : %08lx ip : %08lx fp : %08lx\n", | |
101 | instruction_pointer (regs), | |
102 | regs->ARM_lr, regs->ARM_sp, regs->ARM_ip, regs->ARM_fp); | |
103 | printf ("r10: %08lx r9 : %08lx r8 : %08lx\n", | |
104 | regs->ARM_r10, regs->ARM_r9, regs->ARM_r8); | |
105 | printf ("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n", | |
106 | regs->ARM_r7, regs->ARM_r6, regs->ARM_r5, regs->ARM_r4); | |
107 | printf ("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n", | |
108 | regs->ARM_r3, regs->ARM_r2, regs->ARM_r1, regs->ARM_r0); | |
109 | printf ("Flags: %c%c%c%c", | |
110 | flags & CC_N_BIT ? 'N' : 'n', | |
111 | flags & CC_Z_BIT ? 'Z' : 'z', | |
112 | flags & CC_C_BIT ? 'C' : 'c', flags & CC_V_BIT ? 'V' : 'v'); | |
113 | printf (" IRQs %s FIQs %s Mode %s%s\n", | |
114 | interrupts_enabled (regs) ? "on" : "off", | |
115 | fast_interrupts_enabled (regs) ? "on" : "off", | |
116 | processor_modes[processor_mode (regs)], | |
117 | thumb_mode (regs) ? " (T)" : ""); | |
118 | } | |
119 | ||
120 | void do_undefined_instruction (struct pt_regs *pt_regs) | |
121 | { | |
122 | printf ("undefined instruction\n"); | |
123 | show_regs (pt_regs); | |
124 | bad_mode (); | |
125 | } | |
126 | ||
127 | void do_software_interrupt (struct pt_regs *pt_regs) | |
128 | { | |
129 | printf ("software interrupt\n"); | |
130 | show_regs (pt_regs); | |
131 | bad_mode (); | |
132 | } | |
133 | ||
134 | void do_prefetch_abort (struct pt_regs *pt_regs) | |
135 | { | |
136 | printf ("prefetch abort\n"); | |
137 | show_regs (pt_regs); | |
138 | bad_mode (); | |
139 | } | |
140 | ||
141 | void do_data_abort (struct pt_regs *pt_regs) | |
142 | { | |
143 | printf ("data abort\n"); | |
144 | show_regs (pt_regs); | |
145 | bad_mode (); | |
146 | } | |
147 | ||
148 | void do_not_used (struct pt_regs *pt_regs) | |
149 | { | |
150 | printf ("not used\n"); | |
151 | show_regs (pt_regs); | |
152 | bad_mode (); | |
153 | } | |
154 | ||
155 | void do_fiq (struct pt_regs *pt_regs) | |
156 | { | |
157 | printf ("fast interrupt request\n"); | |
158 | show_regs (pt_regs); | |
159 | bad_mode (); | |
160 | } | |
161 | ||
162 | void do_irq (struct pt_regs *pt_regs) | |
163 | { | |
74f4304e WD |
164 | #if defined (CONFIG_USE_IRQ) && defined (CONFIG_ARCH_INTEGRATOR) |
165 | /* ASSUMED to be a timer interrupt */ | |
166 | /* Just clear it - count handled in */ | |
167 | /* integratorap.c */ | |
fe7eb5d8 | 168 | *(volatile ulong *)(CFG_TIMERBASE + 0x0C) = 0; |
74f4304e | 169 | #else |
c609719b WD |
170 | printf ("interrupt request\n"); |
171 | show_regs (pt_regs); | |
172 | bad_mode (); | |
74f4304e | 173 | #endif |
c609719b | 174 | } |