]> git.ipfire.org Git - people/ms/u-boot.git/blame - cpu/arm926ejs/nomadik/timer.c
Merge branch 'master' of git://git.denx.de/u-boot-arm
[people/ms/u-boot.git] / cpu / arm926ejs / nomadik / timer.c
CommitLineData
d5254f14 1/*
095a460b 2 * (C) Copyright 2009 Alessandro Rubini
d5254f14
AR
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#include <common.h>
24#include <asm/io.h>
095a460b 25#include <asm/arch/mtu.h>
d5254f14 26
095a460b
AR
27/*
28 * The timer is a decrementer, we'll left it free running at 2.4MHz.
29 * We have 2.4 ticks per microsecond and an overflow in almost 30min
30 */
31#define TIMER_CLOCK (24 * 100 * 1000)
32#define COUNT_TO_USEC(x) ((x) * 5 / 12) /* overflows at 6min */
33#define USEC_TO_COUNT(x) ((x) * 12 / 5) /* overflows at 6min */
34#define TICKS_PER_HZ (TIMER_CLOCK / CONFIG_SYS_HZ)
35#define TICKS_TO_HZ(x) ((x) / TICKS_PER_HZ)
d5254f14 36
095a460b
AR
37/* macro to read the 32 bit timer: since it decrements, we invert read value */
38#define READ_TIMER() (~readl(CONFIG_SYS_TIMERBASE + MTU_VAL(0)))
d5254f14 39
095a460b 40/* Configure a free-running, auto-wrap counter with no prescaler */
d5254f14
AR
41int timer_init(void)
42{
095a460b
AR
43 writel(MTU_CRn_ENA | MTU_CRn_PRESCALE_1 | MTU_CRn_32BITS,
44 CONFIG_SYS_TIMERBASE + MTU_CR(0));
45 reset_timer();
d5254f14
AR
46 return 0;
47}
48
095a460b 49/* Restart counting from 0 */
d5254f14
AR
50void reset_timer(void)
51{
095a460b 52 writel(0, CONFIG_SYS_TIMERBASE + MTU_LR(0)); /* Immediate effect */
d5254f14
AR
53}
54
095a460b 55/* Return how many HZ passed since "base" */
d5254f14
AR
56ulong get_timer(ulong base)
57{
095a460b 58 return TICKS_TO_HZ(READ_TIMER()) - base;
d5254f14
AR
59}
60
095a460b 61/* Delay x useconds */
3eb90bad 62void __udelay(unsigned long usec)
d5254f14 63{
095a460b 64 ulong ini, end;
d5254f14 65
095a460b
AR
66 ini = READ_TIMER();
67 end = ini + USEC_TO_COUNT(usec);
68 while ((signed)(end - READ_TIMER()) > 0)
69 ;
d5254f14 70}