]> git.ipfire.org Git - people/ms/u-boot.git/blame - cpu/arm_intcm/cpu.c
GCC-4.x fixes: clean up global data pointer initialization for all boards.
[people/ms/u-boot.git] / cpu / arm_intcm / cpu.c
CommitLineData
74f4304e
WD
1/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * (C) Copyright 2002
7 * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28/*
29 * CPU specific code for an unknown cpu
30 * - hence fairly empty......
31 */
32
33#include <common.h>
34#include <command.h>
35
d87080b7
WD
36#ifdef CONFIG_USE_IRQ
37DECLARE_GLOBAL_DATA_PTR;
38#endif
39
74f4304e
WD
40int cpu_init (void)
41{
42 /*
43 * setup up stacks if necessary
44 */
45#ifdef CONFIG_USE_IRQ
74f4304e
WD
46 IRQ_STACK_START = _armboot_start - CFG_MALLOC_LEN - CFG_GBL_DATA_SIZE - 4;
47 FIQ_STACK_START = IRQ_STACK_START - CONFIG_STACKSIZE_IRQ;
48#endif
49 return 0;
50}
51
52int cleanup_before_linux (void)
53{
54 /*
55 * this function is called just before we call linux
56 * it prepares the processor for linux
57 *
58 * we turn off caches etc ...
59 */
60
61 disable_interrupts ();
62
fe7eb5d8
WD
63 /* Since the CM has unknown processor we do not support
64 * cache operations
74f4304e
WD
65 */
66
67 return (0);
68}
69
70int do_reset (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
71{
72 extern void reset_cpu (ulong addr);
73
74 disable_interrupts ();
75 reset_cpu (0);
76 /*NOTREACHED*/
77 return (0);
78}
79
80/* May not be cahed processor on the CM - do nothing */
81void icache_enable (void)
82{
83}
84
85void icache_disable (void)
86{
87}
88
89/* return "disabled" */
90int icache_status (void)
91{
92 return 0;
93}