]>
Commit | Line | Data |
---|---|---|
debb7354 JL |
1 | /* |
2 | * Copyright 2004 Freescale Semiconductor. | |
c934f655 | 3 | * Jeff Brown |
debb7354 JL |
4 | * Srikanth Srinivasan (srikanth.srinivasan@freescale.com) |
5 | * | |
6 | * See file CREDITS for list of people who contributed to this | |
7 | * project. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation; either version 2 of | |
12 | * the License, or (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
22 | * MA 02111-1307 USA | |
23 | */ | |
24 | ||
25 | /* | |
26 | * cpu_init.c - low level cpu init | |
27 | */ | |
28 | ||
29 | #include <common.h> | |
30 | #include <mpc86xx.h> | |
31 | ||
32 | /* | |
33 | * Breathe some life into the CPU... | |
34 | * | |
35 | * Set up the memory map | |
36 | * initialize a bunch of registers | |
37 | */ | |
38 | ||
5c9efb36 | 39 | void cpu_init_f(void) |
debb7354 JL |
40 | { |
41 | DECLARE_GLOBAL_DATA_PTR; | |
42 | volatile immap_t *immap = (immap_t *)CFG_IMMR; | |
43 | volatile ccsr_lbc_t *memctl = &immap->im_lbc; | |
5c9efb36 | 44 | |
debb7354 JL |
45 | /* Pointer is writable since we allocated a register for it */ |
46 | gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET); | |
47 | ||
48 | /* Clear initial global data */ | |
49 | memset ((void *) gd, 0, sizeof (gd_t)); | |
50 | ||
51 | /* Map banks 0 and 1 to the FLASH banks 0 and 1 at preliminary | |
52 | * addresses - these have to be modified later when FLASH size | |
53 | * has been determined | |
54 | */ | |
55 | ||
56 | #if defined(CFG_OR0_REMAP) | |
57 | memctl->or0 = CFG_OR0_REMAP; | |
58 | #endif | |
59 | #if defined(CFG_OR1_REMAP) | |
60 | memctl->or1 = CFG_OR1_REMAP; | |
61 | #endif | |
62 | ||
63 | /* now restrict to preliminary range */ | |
64 | #if defined(CFG_BR0_PRELIM) && defined(CFG_OR0_PRELIM) | |
65 | memctl->br0 = CFG_BR0_PRELIM; | |
66 | memctl->or0 = CFG_OR0_PRELIM; | |
67 | #endif | |
68 | ||
69 | #if defined(CFG_BR1_PRELIM) && defined(CFG_OR1_PRELIM) | |
70 | memctl->or1 = CFG_OR1_PRELIM; | |
71 | memctl->br1 = CFG_BR1_PRELIM; | |
72 | #endif | |
73 | ||
debb7354 JL |
74 | #if defined(CFG_BR2_PRELIM) && defined(CFG_OR2_PRELIM) |
75 | memctl->or2 = CFG_OR2_PRELIM; | |
76 | memctl->br2 = CFG_BR2_PRELIM; | |
77 | #endif | |
5c9efb36 | 78 | |
debb7354 JL |
79 | #if defined(CFG_BR3_PRELIM) && defined(CFG_OR3_PRELIM) |
80 | memctl->or3 = CFG_OR3_PRELIM; | |
81 | memctl->br3 = CFG_BR3_PRELIM; | |
82 | #endif | |
5c9efb36 | 83 | |
debb7354 JL |
84 | #if defined(CFG_BR4_PRELIM) && defined(CFG_OR4_PRELIM) |
85 | memctl->or4 = CFG_OR4_PRELIM; | |
86 | memctl->br4 = CFG_BR4_PRELIM; | |
87 | #endif | |
5c9efb36 | 88 | |
debb7354 JL |
89 | #if defined(CFG_BR5_PRELIM) && defined(CFG_OR5_PRELIM) |
90 | memctl->or5 = CFG_OR5_PRELIM; | |
91 | memctl->br5 = CFG_BR5_PRELIM; | |
92 | #endif | |
93 | ||
94 | #if defined(CFG_BR6_PRELIM) && defined(CFG_OR6_PRELIM) | |
95 | memctl->or6 = CFG_OR6_PRELIM; | |
96 | memctl->br6 = CFG_BR6_PRELIM; | |
97 | #endif | |
98 | ||
99 | #if defined(CFG_BR7_PRELIM) && defined(CFG_OR7_PRELIM) | |
100 | memctl->or7 = CFG_OR7_PRELIM; | |
101 | memctl->br7 = CFG_BR7_PRELIM; | |
102 | #endif | |
103 | ||
104 | /* enable the timebase bit in HID0 */ | |
105 | set_hid0(get_hid0() | 0x4000000); | |
106 | ||
107 | /* enable SYNCBE | ABE bits in HID1 */ | |
108 | set_hid1(get_hid1() | 0x00000C00); | |
debb7354 JL |
109 | } |
110 | ||
111 | /* | |
112 | * initialize higher level parts of CPU like timers | |
113 | */ | |
5c9efb36 | 114 | int cpu_init_r(void) |
debb7354 | 115 | { |
5c9efb36 | 116 | return 0; |
debb7354 JL |
117 | } |
118 | ||
119 | ||
120 | ||
121 | ||
122 |