]> git.ipfire.org Git - thirdparty/kernel/linux.git/blame - crypto/async_tx/async_xor.c
Merge tag 'i3c/fixes-for-5.1-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git...
[thirdparty/kernel/linux.git] / crypto / async_tx / async_xor.c
CommitLineData
9bc89cd8
DW
1/*
2 * xor offload engine api
3 *
4 * Copyright © 2006, Intel Corporation.
5 *
6 * Dan Williams <dan.j.williams@intel.com>
7 *
8 * with architecture considerations by:
9 * Neil Brown <neilb@suse.de>
10 * Jeff Garzik <jeff@garzik.org>
11 *
12 * This program is free software; you can redistribute it and/or modify it
13 * under the terms and conditions of the GNU General Public License,
14 * version 2, as published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc.,
23 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
24 *
25 */
26#include <linux/kernel.h>
27#include <linux/interrupt.h>
4bb33cc8 28#include <linux/module.h>
9bc89cd8
DW
29#include <linux/mm.h>
30#include <linux/dma-mapping.h>
31#include <linux/raid/xor.h>
32#include <linux/async_tx.h>
33
06164f31
DW
34/* do_async_xor - dma map the pages and perform the xor with an engine */
35static __async_inline struct dma_async_tx_descriptor *
fb36ab14 36do_async_xor(struct dma_chan *chan, struct dmaengine_unmap_data *unmap,
a08abd8c 37 struct async_submit_ctl *submit)
9bc89cd8 38{
1e55db2d 39 struct dma_device *dma = chan->device;
1e55db2d 40 struct dma_async_tx_descriptor *tx = NULL;
a08abd8c
DW
41 dma_async_tx_callback cb_fn_orig = submit->cb_fn;
42 void *cb_param_orig = submit->cb_param;
43 enum async_tx_flags flags_orig = submit->flags;
0776ae7b 44 enum dma_ctrl_flags dma_flags = 0;
fb36ab14
DW
45 int src_cnt = unmap->to_cnt;
46 int xor_src_cnt;
47 dma_addr_t dma_dest = unmap->addr[unmap->to_cnt];
48 dma_addr_t *src_list = unmap->addr;
0036731c 49
1e55db2d 50 while (src_cnt) {
fb36ab14
DW
51 dma_addr_t tmp;
52
a08abd8c 53 submit->flags = flags_orig;
b2f46fd8 54 xor_src_cnt = min(src_cnt, (int)dma->max_xor);
fb36ab14
DW
55 /* if we are submitting additional xors, leave the chain open
56 * and clear the callback parameters
1e55db2d
DW
57 */
58 if (src_cnt > xor_src_cnt) {
a08abd8c 59 submit->flags &= ~ASYNC_TX_ACK;
0403e382 60 submit->flags |= ASYNC_TX_FENCE;
a08abd8c
DW
61 submit->cb_fn = NULL;
62 submit->cb_param = NULL;
1e55db2d 63 } else {
a08abd8c
DW
64 submit->cb_fn = cb_fn_orig;
65 submit->cb_param = cb_param_orig;
1e55db2d 66 }
a08abd8c 67 if (submit->cb_fn)
1e55db2d 68 dma_flags |= DMA_PREP_INTERRUPT;
0403e382
DW
69 if (submit->flags & ASYNC_TX_FENCE)
70 dma_flags |= DMA_PREP_FENCE;
fb36ab14
DW
71
72 /* Drivers force forward progress in case they can not provide a
73 * descriptor
1e55db2d 74 */
fb36ab14
DW
75 tmp = src_list[0];
76 if (src_list > unmap->addr)
77 src_list[0] = dma_dest;
78 tx = dma->device_prep_dma_xor(chan, dma_dest, src_list,
79 xor_src_cnt, unmap->len,
80 dma_flags);
1e55db2d 81
669ab0b2 82 if (unlikely(!tx))
a08abd8c 83 async_tx_quiesce(&submit->depend_tx);
0036731c 84
25985edc 85 /* spin wait for the preceding transactions to complete */
669ab0b2
DW
86 while (unlikely(!tx)) {
87 dma_async_issue_pending(chan);
1e55db2d 88 tx = dma->device_prep_dma_xor(chan, dma_dest,
fb36ab14
DW
89 src_list,
90 xor_src_cnt, unmap->len,
1e55db2d 91 dma_flags);
669ab0b2 92 }
87cea763 93 src_list[0] = tmp;
9bc89cd8 94
fb36ab14 95 dma_set_unmap(tx, unmap);
a08abd8c
DW
96 async_tx_submit(chan, tx, submit);
97 submit->depend_tx = tx;
1e55db2d
DW
98
99 if (src_cnt > xor_src_cnt) {
100 /* drop completed sources */
101 src_cnt -= xor_src_cnt;
1e55db2d 102 /* use the intermediate result a source */
1e55db2d 103 src_cnt++;
fb36ab14 104 src_list += xor_src_cnt - 1;
1e55db2d
DW
105 } else
106 break;
107 }
0036731c
DW
108
109 return tx;
9bc89cd8
DW
110}
111
112static void
113do_sync_xor(struct page *dest, struct page **src_list, unsigned int offset,
a08abd8c 114 int src_cnt, size_t len, struct async_submit_ctl *submit)
9bc89cd8 115{
9bc89cd8 116 int i;
b2141e69 117 int xor_src_cnt = 0;
1e55db2d
DW
118 int src_off = 0;
119 void *dest_buf;
04ce9ab3 120 void **srcs;
9bc89cd8 121
04ce9ab3
DW
122 if (submit->scribble)
123 srcs = submit->scribble;
124 else
125 srcs = (void **) src_list;
126
127 /* convert to buffer pointers */
9bc89cd8 128 for (i = 0; i < src_cnt; i++)
b2141e69
N
129 if (src_list[i])
130 srcs[xor_src_cnt++] = page_address(src_list[i]) + offset;
131 src_cnt = xor_src_cnt;
9bc89cd8 132 /* set destination address */
1e55db2d 133 dest_buf = page_address(dest) + offset;
9bc89cd8 134
a08abd8c 135 if (submit->flags & ASYNC_TX_XOR_ZERO_DST)
1e55db2d 136 memset(dest_buf, 0, len);
9bc89cd8 137
1e55db2d
DW
138 while (src_cnt > 0) {
139 /* process up to 'MAX_XOR_BLOCKS' sources */
140 xor_src_cnt = min(src_cnt, MAX_XOR_BLOCKS);
141 xor_blocks(xor_src_cnt, len, dest_buf, &srcs[src_off]);
142
143 /* drop completed sources */
144 src_cnt -= xor_src_cnt;
145 src_off += xor_src_cnt;
146 }
9bc89cd8 147
a08abd8c 148 async_tx_sync_epilog(submit);
9bc89cd8
DW
149}
150
151/**
152 * async_xor - attempt to xor a set of blocks with a dma engine.
9bc89cd8 153 * @dest: destination page
a08abd8c
DW
154 * @src_list: array of source pages
155 * @offset: common src/dst offset to start transaction
9bc89cd8
DW
156 * @src_cnt: number of source pages
157 * @len: length in bytes
a08abd8c
DW
158 * @submit: submission / completion modifiers
159 *
160 * honored flags: ASYNC_TX_ACK, ASYNC_TX_XOR_ZERO_DST, ASYNC_TX_XOR_DROP_DST
161 *
162 * xor_blocks always uses the dest as a source so the
163 * ASYNC_TX_XOR_ZERO_DST flag must be set to not include dest data in
164 * the calculation. The assumption with dma eninges is that they only
165 * use the destination buffer as a source when it is explicity specified
166 * in the source list.
167 *
168 * src_list note: if the dest is also a source it must be at index zero.
169 * The contents of this array will be overwritten if a scribble region
170 * is not specified.
9bc89cd8
DW
171 */
172struct dma_async_tx_descriptor *
173async_xor(struct page *dest, struct page **src_list, unsigned int offset,
a08abd8c 174 int src_cnt, size_t len, struct async_submit_ctl *submit)
9bc89cd8 175{
a08abd8c 176 struct dma_chan *chan = async_tx_find_channel(submit, DMA_XOR,
47437b2c
DW
177 &dest, 1, src_list,
178 src_cnt, len);
fb36ab14
DW
179 struct dma_device *device = chan ? chan->device : NULL;
180 struct dmaengine_unmap_data *unmap = NULL;
04ce9ab3 181
9bc89cd8
DW
182 BUG_ON(src_cnt <= 1);
183
fb36ab14 184 if (device)
b02bab6b 185 unmap = dmaengine_get_unmap_data(device->dev, src_cnt+1, GFP_NOWAIT);
fb36ab14
DW
186
187 if (unmap && is_dma_xor_aligned(device, offset, 0, len)) {
188 struct dma_async_tx_descriptor *tx;
189 int i, j;
04ce9ab3 190
1e55db2d
DW
191 /* run the xor asynchronously */
192 pr_debug("%s (async): len: %zu\n", __func__, len);
9bc89cd8 193
fb36ab14
DW
194 unmap->len = len;
195 for (i = 0, j = 0; i < src_cnt; i++) {
196 if (!src_list[i])
197 continue;
198 unmap->to_cnt++;
199 unmap->addr[j++] = dma_map_page(device->dev, src_list[i],
200 offset, len, DMA_TO_DEVICE);
201 }
202
203 /* map it bidirectional as it may be re-used as a source */
204 unmap->addr[j] = dma_map_page(device->dev, dest, offset, len,
205 DMA_BIDIRECTIONAL);
206 unmap->bidi_cnt = 1;
207
208 tx = do_async_xor(chan, unmap, submit);
209 dmaengine_unmap_put(unmap);
210 return tx;
1e55db2d 211 } else {
fb36ab14 212 dmaengine_unmap_put(unmap);
1e55db2d
DW
213 /* run the xor synchronously */
214 pr_debug("%s (sync): len: %zu\n", __func__, len);
04ce9ab3
DW
215 WARN_ONCE(chan, "%s: no space for dma address conversion\n",
216 __func__);
9bc89cd8 217
1e55db2d
DW
218 /* in the sync case the dest is an implied source
219 * (assumes the dest is the first source)
9bc89cd8 220 */
a08abd8c 221 if (submit->flags & ASYNC_TX_XOR_DROP_DST) {
1e55db2d
DW
222 src_cnt--;
223 src_list++;
224 }
9bc89cd8 225
1e55db2d 226 /* wait for any prerequisite operations */
a08abd8c 227 async_tx_quiesce(&submit->depend_tx);
9bc89cd8 228
a08abd8c 229 do_sync_xor(dest, src_list, offset, src_cnt, len, submit);
9bc89cd8 230
1e55db2d 231 return NULL;
9bc89cd8 232 }
9bc89cd8
DW
233}
234EXPORT_SYMBOL_GPL(async_xor);
235
236static int page_is_zero(struct page *p, unsigned int offset, size_t len)
237{
2c88ae90 238 return !memchr_inv(page_address(p) + offset, 0, len);
9bc89cd8
DW
239}
240
7b3cc2b1
DW
241static inline struct dma_chan *
242xor_val_chan(struct async_submit_ctl *submit, struct page *dest,
243 struct page **src_list, int src_cnt, size_t len)
244{
245 #ifdef CONFIG_ASYNC_TX_DISABLE_XOR_VAL_DMA
246 return NULL;
247 #endif
248 return async_tx_find_channel(submit, DMA_XOR_VAL, &dest, 1, src_list,
249 src_cnt, len);
250}
251
9bc89cd8 252/**
099f53cb 253 * async_xor_val - attempt a xor parity check with a dma engine.
9bc89cd8 254 * @dest: destination page used if the xor is performed synchronously
a08abd8c 255 * @src_list: array of source pages
9bc89cd8
DW
256 * @offset: offset in pages to start transaction
257 * @src_cnt: number of source pages
258 * @len: length in bytes
259 * @result: 0 if sum == 0 else non-zero
a08abd8c
DW
260 * @submit: submission / completion modifiers
261 *
262 * honored flags: ASYNC_TX_ACK
263 *
264 * src_list note: if the dest is also a source it must be at index zero.
265 * The contents of this array will be overwritten if a scribble region
266 * is not specified.
9bc89cd8
DW
267 */
268struct dma_async_tx_descriptor *
a08abd8c 269async_xor_val(struct page *dest, struct page **src_list, unsigned int offset,
ad283ea4 270 int src_cnt, size_t len, enum sum_check_flags *result,
a08abd8c 271 struct async_submit_ctl *submit)
9bc89cd8 272{
7b3cc2b1 273 struct dma_chan *chan = xor_val_chan(submit, dest, src_list, src_cnt, len);
9bc89cd8 274 struct dma_device *device = chan ? chan->device : NULL;
0036731c 275 struct dma_async_tx_descriptor *tx = NULL;
173e86b2 276 struct dmaengine_unmap_data *unmap = NULL;
9bc89cd8
DW
277
278 BUG_ON(src_cnt <= 1);
279
173e86b2 280 if (device)
b02bab6b 281 unmap = dmaengine_get_unmap_data(device->dev, src_cnt, GFP_NOWAIT);
04ce9ab3 282
173e86b2 283 if (unmap && src_cnt <= device->max_xor &&
83544ae9 284 is_dma_xor_aligned(device, offset, 0, len)) {
0776ae7b 285 unsigned long dma_prep_flags = 0;
0036731c 286 int i;
9bc89cd8 287
3280ab3e 288 pr_debug("%s: (async) len: %zu\n", __func__, len);
9bc89cd8 289
0403e382
DW
290 if (submit->cb_fn)
291 dma_prep_flags |= DMA_PREP_INTERRUPT;
292 if (submit->flags & ASYNC_TX_FENCE)
293 dma_prep_flags |= DMA_PREP_FENCE;
0036731c 294
173e86b2
DW
295 for (i = 0; i < src_cnt; i++) {
296 unmap->addr[i] = dma_map_page(device->dev, src_list[i],
297 offset, len, DMA_TO_DEVICE);
298 unmap->to_cnt++;
299 }
300 unmap->len = len;
301
302 tx = device->device_prep_dma_xor_val(chan, unmap->addr, src_cnt,
099f53cb
DW
303 len, result,
304 dma_prep_flags);
669ab0b2 305 if (unlikely(!tx)) {
a08abd8c 306 async_tx_quiesce(&submit->depend_tx);
0036731c 307
e34a8ae7 308 while (!tx) {
669ab0b2 309 dma_async_issue_pending(chan);
099f53cb 310 tx = device->device_prep_dma_xor_val(chan,
173e86b2 311 unmap->addr, src_cnt, len, result,
d4c56f97 312 dma_prep_flags);
e34a8ae7 313 }
9bc89cd8 314 }
173e86b2 315 dma_set_unmap(tx, unmap);
a08abd8c 316 async_tx_submit(chan, tx, submit);
9bc89cd8 317 } else {
a08abd8c 318 enum async_tx_flags flags_orig = submit->flags;
9bc89cd8 319
3280ab3e 320 pr_debug("%s: (sync) len: %zu\n", __func__, len);
04ce9ab3
DW
321 WARN_ONCE(device && src_cnt <= device->max_xor,
322 "%s: no space for dma address conversion\n",
323 __func__);
9bc89cd8 324
a08abd8c
DW
325 submit->flags |= ASYNC_TX_XOR_DROP_DST;
326 submit->flags &= ~ASYNC_TX_ACK;
9bc89cd8 327
a08abd8c 328 tx = async_xor(dest, src_list, offset, src_cnt, len, submit);
9bc89cd8 329
d2c52b79 330 async_tx_quiesce(&tx);
9bc89cd8 331
ad283ea4 332 *result = !page_is_zero(dest, offset, len) << SUM_CHECK_P;
9bc89cd8 333
a08abd8c
DW
334 async_tx_sync_epilog(submit);
335 submit->flags = flags_orig;
9bc89cd8 336 }
173e86b2 337 dmaengine_unmap_put(unmap);
9bc89cd8
DW
338
339 return tx;
340}
099f53cb 341EXPORT_SYMBOL_GPL(async_xor_val);
9bc89cd8 342
9bc89cd8
DW
343MODULE_AUTHOR("Intel Corporation");
344MODULE_DESCRIPTION("asynchronous xor/xor-zero-sum api");
345MODULE_LICENSE("GPL");