]> git.ipfire.org Git - people/ms/u-boot.git/blame - doc/README.x86
x86: Document how to play with SeaBIOS
[people/ms/u-boot.git] / doc / README.x86
CommitLineData
5dad97ed
BM
1#
2# Copyright (C) 2014, Simon Glass <sjg@chromium.org>
3# Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
4#
5# SPDX-License-Identifier: GPL-2.0+
6#
7
8U-Boot on x86
9=============
10
11This document describes the information about U-Boot running on x86 targets,
12including supported boards, build instructions, todo list, etc.
13
14Status
15------
16U-Boot supports running as a coreboot [1] payload on x86. So far only Link
1ae5b78c
BM
17(Chromebook Pixel) and QEMU [2] x86 targets have been tested, but it should
18work with minimal adjustments on other x86 boards since coreboot deals with
19most of the low-level details.
5dad97ed 20
28a85365
SI
21U-Boot also supports booting directly from x86 reset vector, without coreboot.
22In this case, known as bare mode, from the fact that it runs on the
23'bare metal', U-Boot acts like a BIOS replacement. Currently Link, QEMU x86
24targets and all Intel boards support running U-Boot 'bare metal'.
5dad97ed 25
3a1a18ff
SG
26As for loading an OS, U-Boot supports directly booting a 32-bit or 64-bit
27Linux kernel as part of a FIT image. It also supports a compressed zImage.
3619e94a
BM
28U-Boot supports loading an x86 VxWorks kernel. Please check README.vxworks
29for more details.
5dad97ed 30
28a85365
SI
31Build Instructions for U-Boot as coreboot payload
32-------------------------------------------------
5dad97ed
BM
33Building U-Boot as a coreboot payload is just like building U-Boot for targets
34on other architectures, like below:
35
36$ make coreboot-x86_defconfig
37$ make all
38
1ae5b78c 39Note this default configuration will build a U-Boot payload for the QEMU board.
617b867f
BM
40To build a coreboot payload against another board, you can change the build
41configuration during the 'make menuconfig' process.
42
43x86 architecture --->
44 ...
1ae5b78c 45 (qemu-x86) Board configuration file
683b09d7 46 (qemu-x86_i440fx) Board Device Tree Source (dts) file
1ae5b78c 47 (0x01920000) Board specific Cache-As-RAM (CAR) address
617b867f
BM
48 (0x4000) Board specific Cache-As-RAM (CAR) size
49
50Change the 'Board configuration file' and 'Board Device Tree Source (dts) file'
51to point to a new board. You can also change the Cache-As-RAM (CAR) related
52settings here if the default values do not fit your new board.
53
28a85365
SI
54Build Instructions for U-Boot as BIOS replacement (bare mode)
55-------------------------------------------------------------
3a1a18ff 56Building a ROM version of U-Boot (hereafter referred to as u-boot.rom) is a
5dad97ed
BM
57little bit tricky, as generally it requires several binary blobs which are not
58shipped in the U-Boot source tree. Due to this reason, the u-boot.rom build is
59not turned on by default in the U-Boot source tree. Firstly, you need turn it
eea0f112 60on by enabling the ROM build:
5dad97ed 61
eea0f112
SG
62$ export BUILD_ROM=y
63
64This tells the Makefile to build u-boot.rom as a target.
5dad97ed 65
28a85365
SI
66---
67
68Chromebook Link specific instructions for bare mode:
5dad97ed
BM
69
70First, you need the following binary blobs:
71
72* descriptor.bin - Intel flash descriptor
73* me.bin - Intel Management Engine
74* mrc.bin - Memory Reference Code, which sets up SDRAM
75* video ROM - sets up the display
76
77You can get these binary blobs by:
78
79$ git clone http://review.coreboot.org/p/blobs.git
80$ cd blobs
81
82Find the following files:
83
84* ./mainboard/google/link/descriptor.bin
85* ./mainboard/google/link/me.bin
8712af97 86* ./northbridge/intel/sandybridge/systemagent-r6.bin
5dad97ed
BM
87
88The 3rd one should be renamed to mrc.bin.
786a08e0 89As for the video ROM, you can get it here [3] and rename it to vga.bin.
5dad97ed
BM
90Make sure all these binary blobs are put in the board directory.
91
92Now you can build U-Boot and obtain u-boot.rom:
93
94$ make chromebook_link_defconfig
95$ make all
96
28a85365
SI
97---
98
99Intel Crown Bay specific instructions for bare mode:
5dad97ed 100
1ae5b78c
BM
101U-Boot support of Intel Crown Bay board [4] relies on a binary blob called
102Firmware Support Package [5] to perform all the necessary initialization steps
5dad97ed
BM
103as documented in the BIOS Writer Guide, including initialization of the CPU,
104memory controller, chipset and certain bus interfaces.
105
106Download the Intel FSP for Atom E6xx series and Platform Controller Hub EG20T,
107install it on your host and locate the FSP binary blob. Note this platform
108also requires a Chipset Micro Code (CMC) state machine binary to be present in
109the SPI flash where u-boot.rom resides, and this CMC binary blob can be found
110in this FSP package too.
111
112* ./FSP/QUEENSBAY_FSP_GOLD_001_20-DECEMBER-2013.fd
113* ./Microcode/C0_22211.BIN
114
115Rename the first one to fsp.bin and second one to cmc.bin and put them in the
116board directory.
117
83d9712e
BM
118Note the FSP release version 001 has a bug which could cause random endless
119loop during the FspInit call. This bug was published by Intel although Intel
120did not describe any details. We need manually apply the patch to the FSP
121binary using any hex editor (eg: bvi). Go to the offset 0x1fcd8 of the FSP
122binary, change the following five bytes values from orginally E8 42 FF FF FF
123to B8 00 80 0B 00.
124
7aaff9bf
BM
125As for the video ROM, you need manually extract it from the Intel provided
126BIOS for Crown Bay here [6], using the AMI MMTool [7]. Check PCI option ROM
127ID 8086:4108, extract and save it as vga.bin in the board directory.
128
617b867f 129Now you can build U-Boot and obtain u-boot.rom
5dad97ed
BM
130
131$ make crownbay_defconfig
132$ make all
133
28a85365
SI
134---
135
a2e3b05e
BM
136Intel Cougar Canyon 2 specific instructions for bare mode:
137
138This uses Intel FSP for 3rd generation Intel Core and Intel Celeron processors
139with mobile Intel HM76 and QM77 chipsets platform. Download it from Intel FSP
140website and put the .fd file (CHIEFRIVER_FSP_GOLD_001_09-OCTOBER-2013.fd at the
141time of writing) in the board directory and rename it to fsp.bin.
142
143Now build U-Boot and obtain u-boot.rom
144
145$ make cougarcanyon2_defconfig
146$ make all
147
148The board has two 8MB SPI flashes mounted, which are called SPI-0 and SPI-1 in
149the board manual. The SPI-0 flash should have flash descriptor plus ME firmware
150and SPI-1 flash is used to store U-Boot. For convenience, the complete 8MB SPI-0
151flash image is included in the FSP package (named Rom00_8M_MB_PPT.bin). Program
152this image to the SPI-0 flash according to the board manual just once and we are
153all set. For programming U-Boot we just need to program SPI-1 flash.
154
155---
156
03bfc783 157Intel Bay Trail based board instructions for bare mode:
3a1a18ff
SG
158
159This uses as FSP as with Crown Bay, except it is for the Atom E3800 series.
03bfc783 160Two boards that use this configuration are Bayley Bay and Minnowboard MAX.
3a1a18ff 161Download this and get the .fd file (BAYTRAIL_FSP_GOLD_003_16-SEP-2014.fd at
03bfc783
BM
162the time of writing). Put it in the corresponding board directory and rename
163it to fsp.bin.
3a1a18ff
SG
164
165Obtain the VGA RAM (Vga.dat at the time of writing) and put it into the same
03bfc783 166board directory as vga.bin.
3a1a18ff 167
03bfc783
BM
168You still need two more binary blobs. For Bayley Bay, they can be extracted
169from the sample SPI image provided in the FSP (SPI.bin at the time of writing).
170
171 $ ./tools/ifdtool -x BayleyBay/SPI.bin
172 $ cp flashregion_0_flashdescriptor.bin board/intel/bayleybay/descriptor.bin
173 $ cp flashregion_2_intel_me.bin board/intel/bayleybay/me.bin
174
175For Minnowboard MAX, we can reuse the same ME firmware above, but for flash
176descriptor, we need get that somewhere else, as the one above does not seem to
177work, probably because it is not designed for the Minnowboard MAX. Now download
178the original firmware image for this board from:
68522481
SG
179
180http://firmware.intel.com/sites/default/files/2014-WW42.4-MinnowBoardMax.73-64-bit.bin_Release.zip
181
182Unzip it:
183
184 $ unzip 2014-WW42.4-MinnowBoardMax.73-64-bit.bin_Release.zip
3a1a18ff
SG
185
186Use ifdtool in the U-Boot tools directory to extract the images from that
187file, for example:
188
68522481
SG
189 $ ./tools/ifdtool -x MNW2MAX1.X64.0073.R02.1409160934.bin
190
191This will provide the descriptor file - copy this into the correct place:
192
193 $ cp flashregion_0_flashdescriptor.bin board/intel/minnowmax/descriptor.bin
194
3a1a18ff 195Now you can build U-Boot and obtain u-boot.rom
03bfc783 196Note: below are examples/information for Minnowboard MAX.
3a1a18ff
SG
197
198$ make minnowmax_defconfig
199$ make all
200
df898678
SG
201Checksums are as follows (but note that newer versions will invalidate this):
202
203$ md5sum -b board/intel/minnowmax/*.bin
204ffda9a3b94df5b74323afb328d51e6b4 board/intel/minnowmax/descriptor.bin
20569f65b9a580246291d20d08cbef9d7c5 board/intel/minnowmax/fsp.bin
206894a97d371544ec21de9c3e8e1716c4b board/intel/minnowmax/me.bin
207a2588537da387da592a27219d56e9962 board/intel/minnowmax/vga.bin
208
537ccba2
SG
209The ROM image is broken up into these parts:
210
211Offset Description Controlling config
212------------------------------------------------------------
213000000 descriptor.bin Hard-coded to 0 in ifdtool
214001000 me.bin Set by the descriptor
215500000 <spare>
638a0589 2166f0000 MRC cache CONFIG_ENABLE_MRC_CACHE
537ccba2 217700000 u-boot-dtb.bin CONFIG_SYS_TEXT_BASE
7f72cdf9 218790000 vga.bin CONFIG_VGA_BIOS_ADDR
537ccba2
SG
2197c0000 fsp.bin CONFIG_FSP_ADDR
2207f8000 <spare> (depends on size of fsp.bin)
2217fe000 Environment CONFIG_ENV_OFFSET
2227ff800 U-Boot 16-bit boot CONFIG_SYS_X86_START16
223
224Overall ROM image size is controlled by CONFIG_ROM_SIZE.
225
28a85365 226---
537ccba2 227
28a85365 228Intel Galileo instructions for bare mode:
67582c00
BM
229
230Only one binary blob is needed for Remote Management Unit (RMU) within Intel
231Quark SoC. Not like FSP, U-Boot does not call into the binary. The binary is
232needed by the Quark SoC itself.
233
234You can get the binary blob from Quark Board Support Package from Intel website:
235
236* ./QuarkSocPkg/QuarkNorthCluster/Binary/QuarkMicrocode/RMU.bin
237
238Rename the file and put it to the board directory by:
239
240 $ cp RMU.bin board/intel/galileo/rmu.bin
241
242Now you can build U-Boot and obtain u-boot.rom
243
244$ make galileo_defconfig
245$ make all
3a1a18ff 246
03bfc783
BM
247---
248
249QEMU x86 target instructions for bare mode:
1ae5b78c
BM
250
251To build u-boot.rom for QEMU x86 targets, just simply run
252
253$ make qemu-x86_defconfig
254$ make all
255
683b09d7
BM
256Note this default configuration will build a U-Boot for the QEMU x86 i440FX
257board. To build a U-Boot against QEMU x86 Q35 board, you can change the build
258configuration during the 'make menuconfig' process like below:
259
260Device Tree Control --->
261 ...
262 (qemu-x86_q35) Default Device Tree for DT control
263
617b867f
BM
264Test with coreboot
265------------------
266For testing U-Boot as the coreboot payload, there are things that need be paid
267attention to. coreboot supports loading an ELF executable and a 32-bit plain
268binary, as well as other supported payloads. With the default configuration,
269U-Boot is set up to use a separate Device Tree Blob (dtb). As of today, the
270generated u-boot-dtb.bin needs to be packaged by the cbfstool utility (a tool
271provided by coreboot) manually as coreboot's 'make menuconfig' does not provide
272this capability yet. The command is as follows:
273
274# in the coreboot root directory
275$ ./build/util/cbfstool/cbfstool build/coreboot.rom add-flat-binary \
330728d7 276 -f u-boot-dtb.bin -n fallback/payload -c lzma -l 0x1110000 -e 0x1110000
617b867f 277
330728d7
BM
278Make sure 0x1110000 matches CONFIG_SYS_TEXT_BASE, which is the symbol address
279of _x86boot_start (in arch/x86/cpu/start.S).
617b867f
BM
280
281If you want to use ELF as the coreboot payload, change U-Boot configuration to
eea0f112 282use CONFIG_OF_EMBED instead of CONFIG_OF_SEPARATE.
617b867f 283
3a1a18ff
SG
284To enable video you must enable these options in coreboot:
285
286 - Set framebuffer graphics resolution (1280x1024 32k-color (1:5:5))
287 - Keep VESA framebuffer
288
289At present it seems that for Minnowboard Max, coreboot does not pass through
290the video information correctly (it always says the resolution is 0x0). This
291works correctly for link though.
292
28a85365
SI
293Test with QEMU for bare mode
294----------------------------
1ae5b78c 295QEMU is a fancy emulator that can enable us to test U-Boot without access to
9c4f5412
BM
296a real x86 board. Please make sure your QEMU version is 2.3.0 or above test
297U-Boot. To launch QEMU with u-boot.rom, call QEMU as follows:
1ae5b78c
BM
298
299$ qemu-system-i386 -nographic -bios path/to/u-boot.rom
300
301This will instantiate an emulated x86 board with i440FX and PIIX chipset. QEMU
302also supports emulating an x86 board with Q35 and ICH9 based chipset, which is
303also supported by U-Boot. To instantiate such a machine, call QEMU with:
304
305$ qemu-system-i386 -nographic -bios path/to/u-boot.rom -M q35
306
307Note by default QEMU instantiated boards only have 128 MiB system memory. But
308it is enough to have U-Boot boot and function correctly. You can increase the
309system memory by pass '-m' parameter to QEMU if you want more memory:
310
311$ qemu-system-i386 -nographic -bios path/to/u-boot.rom -m 1024
312
313This creates a board with 1 GiB system memory. Currently U-Boot for QEMU only
314supports 3 GiB maximum system memory and reserves the last 1 GiB address space
315for PCI device memory-mapped I/O and other stuff, so the maximum value of '-m'
316would be 3072.
3a1a18ff 317
9c4f5412
BM
318QEMU emulates a graphic card which U-Boot supports. Removing '-nographic' will
319show QEMU's VGA console window. Note this will disable QEMU's serial output.
320If you want to check both consoles, use '-serial stdio'.
321
a2eb65fc 322Multicore is also supported by QEMU via '-smp n' where n is the number of cores
5c2ed61c
MY
323to instantiate. Note, the maximum supported CPU number in QEMU is 255.
324
325The fw_cfg interface in QEMU also provides information about kernel data, initrd,
326command-line arguments and more. U-Boot supports directly accessing these informtion
327from fw_cfg interface, this saves the time of loading them from hard disk or
328network again, through emulated devices. To use it , simply providing them in
329QEMU command line:
330
331$ qemu-system-i386 -nographic -bios path/to/u-boot.rom -m 1024 -kernel /path/to/bzImage
332 -append 'root=/dev/ram console=ttyS0' -initrd /path/to/initrd -smp 8
333
334Note: -initrd and -smp are both optional
335
336Then start QEMU, in U-Boot command line use the following U-Boot command to setup kernel:
337
338 => qfw
339qfw - QEMU firmware interface
340
341Usage:
342qfw <command>
343 - list : print firmware(s) currently loaded
344 - cpus : print online cpu number
345 - load <kernel addr> <initrd addr> : load kernel and initrd (if any) and setup for zboot
346
347=> qfw load
348loading kernel to address 01000000 size 5d9d30 initrd 04000000 size 1b1ab50
349
350Here the kernel (bzImage) is loaded to 01000000 and initrd is to 04000000. Then, 'zboot'
351can be used to boot the kernel:
352
353=> zboot 02000000 - 04000000 1b1ab50
a2eb65fc 354
5dad97ed
BM
355CPU Microcode
356-------------
7aaff9bf 357Modern CPUs usually require a special bit stream called microcode [8] to be
5dad97ed
BM
358loaded on the processor after power up in order to function properly. U-Boot
359has already integrated these as hex dumps in the source tree.
360
1281a1fc
BM
361SMP Support
362-----------
363On a multicore system, U-Boot is executed on the bootstrap processor (BSP).
364Additional application processors (AP) can be brought up by U-Boot. In order to
365have an SMP kernel to discover all of the available processors, U-Boot needs to
366prepare configuration tables which contain the multi-CPUs information before
367loading the OS kernel. Currently U-Boot supports generating two types of tables
7aaff9bf
BM
368for SMP, called Simple Firmware Interface (SFI) [9] and Multi-Processor (MP)
369[10] tables. The writing of these two tables are controlled by two Kconfig
370options GENERATE_SFI_TABLE and GENERATE_MP_TABLE.
1281a1fc 371
5dad97ed
BM
372Driver Model
373------------
374x86 has been converted to use driver model for serial and GPIO.
375
376Device Tree
377-----------
378x86 uses device tree to configure the board thus requires CONFIG_OF_CONTROL to
617b867f 379be turned on. Not every device on the board is configured via device tree, but
5dad97ed
BM
380more and more devices will be added as time goes by. Check out the directory
381arch/x86/dts/ for these device tree source files.
382
cb3b2e62
SG
383Useful Commands
384---------------
cb3b2e62
SG
385In keeping with the U-Boot philosophy of providing functions to check and
386adjust internal settings, there are several x86-specific commands that may be
387useful:
388
62716ebb
BM
389fsp - Display information about Intel Firmware Support Package (FSP).
390 This is only available on platforms which use FSP, mostly Atom.
cb3b2e62
SG
391iod - Display I/O memory
392iow - Write I/O memory
393mtrr - List and set the Memory Type Range Registers (MTRR). These are used to
394 tell the CPU whether memory is cacheable and if so the cache write
395 mode to use. U-Boot sets up some reasonable values but you can
396 adjust then with this command.
397
7bea5271
SG
398Booting Ubuntu
399--------------
400As an example of how to set up your boot flow with U-Boot, here are
401instructions for starting Ubuntu from U-Boot. These instructions have been
402tested on Minnowboard MAX with a SATA driver but are equally applicable on
403other platforms and other media. There are really only four steps and its a
404very simple script, but a more detailed explanation is provided here for
405completeness.
406
407Note: It is possible to set up U-Boot to boot automatically using syslinux.
408It could also use the grub.cfg file (/efi/ubuntu/grub.cfg) to obtain the
409GUID. If you figure these out, please post patches to this README.
410
411Firstly, you will need Ubunutu installed on an available disk. It should be
412possible to make U-Boot start a USB start-up disk but for now let's assume
413that you used another boot loader to install Ubuntu.
414
415Use the U-Boot command line to find the UUID of the partition you want to
416boot. For example our disk is SCSI device 0:
417
418=> part list scsi 0
419
420Partition Map for SCSI device 0 -- Partition Type: EFI
421
422 Part Start LBA End LBA Name
423 Attributes
424 Type GUID
425 Partition GUID
426 1 0x00000800 0x001007ff ""
427 attrs: 0x0000000000000000
428 type: c12a7328-f81f-11d2-ba4b-00a0c93ec93b
429 guid: 9d02e8e4-4d59-408f-a9b0-fd497bc9291c
430 2 0x00100800 0x037d8fff ""
431 attrs: 0x0000000000000000
432 type: 0fc63daf-8483-4772-8e79-3d69d8477de4
433 guid: 965c59ee-1822-4326-90d2-b02446050059
434 3 0x037d9000 0x03ba27ff ""
435 attrs: 0x0000000000000000
436 type: 0657fd6d-a4ab-43c4-84e5-0933c84b4f4f
437 guid: 2c4282bd-1e82-4bcf-a5ff-51dedbf39f17
438 =>
439
440This shows that your SCSI disk has three partitions. The really long hex
441strings are called Globally Unique Identifiers (GUIDs). You can look up the
442'type' ones here [11]. On this disk the first partition is for EFI and is in
443VFAT format (DOS/Windows):
444
445 => fatls scsi 0:1
446 efi/
447
448 0 file(s), 1 dir(s)
449
450
451Partition 2 is 'Linux filesystem data' so that will be our root disk. It is
452in ext2 format:
453
454 => ext2ls scsi 0:2
455 <DIR> 4096 .
456 <DIR> 4096 ..
457 <DIR> 16384 lost+found
458 <DIR> 4096 boot
459 <DIR> 12288 etc
460 <DIR> 4096 media
461 <DIR> 4096 bin
462 <DIR> 4096 dev
463 <DIR> 4096 home
464 <DIR> 4096 lib
465 <DIR> 4096 lib64
466 <DIR> 4096 mnt
467 <DIR> 4096 opt
468 <DIR> 4096 proc
469 <DIR> 4096 root
470 <DIR> 4096 run
471 <DIR> 12288 sbin
472 <DIR> 4096 srv
473 <DIR> 4096 sys
474 <DIR> 4096 tmp
475 <DIR> 4096 usr
476 <DIR> 4096 var
477 <SYM> 33 initrd.img
478 <SYM> 30 vmlinuz
479 <DIR> 4096 cdrom
480 <SYM> 33 initrd.img.old
481 =>
482
483and if you look in the /boot directory you will see the kernel:
484
485 => ext2ls scsi 0:2 /boot
486 <DIR> 4096 .
487 <DIR> 4096 ..
488 <DIR> 4096 efi
489 <DIR> 4096 grub
490 3381262 System.map-3.13.0-32-generic
491 1162712 abi-3.13.0-32-generic
492 165611 config-3.13.0-32-generic
493 176500 memtest86+.bin
494 178176 memtest86+.elf
495 178680 memtest86+_multiboot.bin
496 5798112 vmlinuz-3.13.0-32-generic
497 165762 config-3.13.0-58-generic
498 1165129 abi-3.13.0-58-generic
499 5823136 vmlinuz-3.13.0-58-generic
500 19215259 initrd.img-3.13.0-58-generic
501 3391763 System.map-3.13.0-58-generic
502 5825048 vmlinuz-3.13.0-58-generic.efi.signed
503 28304443 initrd.img-3.13.0-32-generic
504 =>
505
506The 'vmlinuz' files contain a packaged Linux kernel. The format is a kind of
507self-extracting compressed file mixed with some 'setup' configuration data.
508Despite its size (uncompressed it is >10MB) this only includes a basic set of
509device drivers, enough to boot on most hardware types.
510
511The 'initrd' files contain a RAM disk. This is something that can be loaded
512into RAM and will appear to Linux like a disk. Ubuntu uses this to hold lots
513of drivers for whatever hardware you might have. It is loaded before the
514real root disk is accessed.
515
516The numbers after the end of each file are the version. Here it is Linux
517version 3.13. You can find the source code for this in the Linux tree with
518the tag v3.13. The '.0' allows for additional Linux releases to fix problems,
519but normally this is not needed. The '-58' is used by Ubuntu. Each time they
520release a new kernel they increment this number. New Ubuntu versions might
521include kernel patches to fix reported bugs. Stable kernels can exist for
522some years so this number can get quite high.
523
524The '.efi.signed' kernel is signed for EFI's secure boot. U-Boot has its own
525secure boot mechanism - see [12] [13] and cannot read .efi files at present.
526
527To boot Ubuntu from U-Boot the steps are as follows:
528
5291. Set up the boot arguments. Use the GUID for the partition you want to
530boot:
531
532 => setenv bootargs root=/dev/disk/by-partuuid/965c59ee-1822-4326-90d2-b02446050059 ro
533
534Here root= tells Linux the location of its root disk. The disk is specified
535by its GUID, using '/dev/disk/by-partuuid/', a Linux path to a 'directory'
536containing all the GUIDs Linux has found. When it starts up, there will be a
537file in that directory with this name in it. It is also possible to use a
538device name here, see later.
539
5402. Load the kernel. Since it is an ext2/4 filesystem we can do:
541
542 => ext2load scsi 0:2 03000000 /boot/vmlinuz-3.13.0-58-generic
543
544The address 30000000 is arbitrary, but there seem to be problems with using
545small addresses (sometimes Linux cannot find the ramdisk). This is 48MB into
546the start of RAM (which is at 0 on x86).
547
5483. Load the ramdisk (to 64MB):
549
550 => ext2load scsi 0:2 04000000 /boot/initrd.img-3.13.0-58-generic
551
5524. Start up the kernel. We need to know the size of the ramdisk, but can use
553a variable for that. U-Boot sets 'filesize' to the size of the last file it
554loaded.
555
556 => zboot 03000000 0 04000000 ${filesize}
557
558Type 'help zboot' if you want to see what the arguments are. U-Boot on x86 is
559quite verbose when it boots a kernel. You should see these messages from
560U-Boot:
561
562 Valid Boot Flag
563 Setup Size = 0x00004400
564 Magic signature found
565 Using boot protocol version 2.0c
566 Linux kernel version 3.13.0-58-generic (buildd@allspice) #97-Ubuntu SMP Wed Jul 8 02:56:15 UTC 2015
567 Building boot_params at 0x00090000
568 Loading bzImage at address 100000 (5805728 bytes)
569 Magic signature found
570 Initial RAM disk at linear address 0x04000000, size 19215259 bytes
571 Kernel command line: "console=ttyS0,115200 root=/dev/disk/by-partuuid/965c59ee-1822-4326-90d2-b02446050059 ro"
572
573 Starting kernel ...
574
575U-Boot prints out some bootstage timing. This is more useful if you put the
576above commands into a script since then it will be faster.
577
578 Timer summary in microseconds:
579 Mark Elapsed Stage
580 0 0 reset
581 241,535 241,535 board_init_r
582 2,421,611 2,180,076 id=64
583 2,421,790 179 id=65
584 2,428,215 6,425 main_loop
585 48,860,584 46,432,369 start_kernel
586
587 Accumulated time:
588 240,329 ahci
589 1,422,704 vesa display
590
591Now the kernel actually starts:
592
593 [ 0.000000] Initializing cgroup subsys cpuset
594 [ 0.000000] Initializing cgroup subsys cpu
595 [ 0.000000] Initializing cgroup subsys cpuacct
596 [ 0.000000] Linux version 3.13.0-58-generic (buildd@allspice) (gcc version 4.8.2 (Ubuntu 4.8.2-19ubuntu1) ) #97-Ubuntu SMP Wed Jul 8 02:56:15 UTC 2015 (Ubuntu 3.13.0-58.97-generic 3.13.11-ckt22)
597 [ 0.000000] Command line: console=ttyS0,115200 root=/dev/disk/by-partuuid/965c59ee-1822-4326-90d2-b02446050059 ro
598
599It continues for a long time. Along the way you will see it pick up your
600ramdisk:
601
602 [ 0.000000] RAMDISK: [mem 0x04000000-0x05253fff]
603...
604 [ 0.788540] Trying to unpack rootfs image as initramfs...
605 [ 1.540111] Freeing initrd memory: 18768K (ffff880004000000 - ffff880005254000)
606...
607
608Later it actually starts using it:
609
610 Begin: Running /scripts/local-premount ... done.
611
612You should also see your boot disk turn up:
613
614 [ 4.357243] scsi 1:0:0:0: Direct-Access ATA ADATA SP310 5.2 PQ: 0 ANSI: 5
615 [ 4.366860] sd 1:0:0:0: [sda] 62533296 512-byte logical blocks: (32.0 GB/29.8 GiB)
616 [ 4.375677] sd 1:0:0:0: Attached scsi generic sg0 type 0
617 [ 4.381859] sd 1:0:0:0: [sda] Write Protect is off
618 [ 4.387452] sd 1:0:0:0: [sda] Write cache: enabled, read cache: enabled, doesn't support DPO or FUA
619 [ 4.399535] sda: sda1 sda2 sda3
620
621Linux has found the three partitions (sda1-3). Mercifully it doesn't print out
622the GUIDs. In step 1 above we could have used:
623
624 setenv bootargs root=/dev/sda2 ro
625
626instead of the GUID. However if you add another drive to your board the
627numbering may change whereas the GUIDs will not. So if your boot partition
628becomes sdb2, it will still boot. For embedded systems where you just want to
629boot the first disk, you have that option.
630
631The last thing you will see on the console is mention of plymouth (which
632displays the Ubuntu start-up screen) and a lot of 'Starting' messages:
633
634 * Starting Mount filesystems on boot [ OK ]
635
636After a pause you should see a login screen on your display and you are done.
637
638If you want to put this in a script you can use something like this:
639
640 setenv bootargs root=UUID=b2aaf743-0418-4d90-94cc-3e6108d7d968 ro
641 setenv boot zboot 03000000 0 04000000 \${filesize}
642 setenv bootcmd "ext2load scsi 0:2 03000000 /boot/vmlinuz-3.13.0-58-generic; ext2load scsi 0:2 04000000 /boot/initrd.img-3.13.0-58-generic; run boot"
643 saveenv
644
645The \ is to tell the shell not to evaluate ${filesize} as part of the setenv
646command.
647
648You will also need to add this to your board configuration file, e.g.
649include/configs/minnowmax.h:
650
651 #define CONFIG_BOOTDELAY 2
652
653Now when you reset your board it wait a few seconds (in case you want to
654interrupt) and then should boot straight into Ubuntu.
655
656You can also bake this behaviour into your build by hard-coding the
657environment variables if you add this to minnowmax.h:
658
659#undef CONFIG_BOOTARGS
660#undef CONFIG_BOOTCOMMAND
661
662#define CONFIG_BOOTARGS \
663 "root=/dev/sda2 ro"
664#define CONFIG_BOOTCOMMAND \
665 "ext2load scsi 0:2 03000000 /boot/vmlinuz-3.13.0-58-generic; " \
666 "ext2load scsi 0:2 04000000 /boot/initrd.img-3.13.0-58-generic; " \
667 "run boot"
668
669#undef CONFIG_EXTRA_ENV_SETTINGS
670#define CONFIG_EXTRA_ENV_SETTINGS "boot=zboot 03000000 0 04000000 ${filesize}"
671
2e9ae222
BM
672Test with SeaBIOS
673-----------------
674SeaBIOS [14] is an open source implementation of a 16-bit x86 BIOS. It can run
675in an emulator or natively on x86 hardware with the use of U-Boot. With its
676help, we can boot some OSes that require 16-bit BIOS services like Windows/DOS.
677
678As U-Boot, we have to manually create a table where SeaBIOS gets various system
679information (eg: E820) from. The table unfortunately has to follow the coreboot
680table format as SeaBIOS currently supports booting as a coreboot payload.
681
682To support loading SeaBIOS, U-Boot should be built with CONFIG_SEABIOS on.
683Booting SeaBIOS is done via U-Boot's bootelf command, like below:
684
685 => tftp bios.bin.elf;bootelf
686 Using e1000#0 device
687 TFTP from server 10.10.0.100; our IP address is 10.10.0.108
688 ...
689 Bytes transferred = 122124 (1dd0c hex)
690 ## Starting application at 0x000ff06e ...
691 SeaBIOS (version rel-1.9.0)
692 ...
693
694bios.bin.elf is the SeaBIOS image built from SeaBIOS source tree.
695Make sure it is built as follows:
696
697 $ make menuconfig
698
699Inside the "General Features" menu, select "Build for coreboot" as the
700"Build Target". Inside the "Debugging" menu, turn on "Serial port debugging"
701so that we can see something as soon as SeaBIOS boots. Leave other options
702as in their default state. Then,
703
704 $ make
705 ...
706 Total size: 121888 Fixed: 66496 Free: 9184 (used 93.0% of 128KiB rom)
707 Creating out/bios.bin.elf
708
709Currently this is tested on QEMU x86 target with U-Boot chain-loading SeaBIOS
710to install/boot a Windows XP OS (below for example command to install Windows).
711
712 # Create a 10G disk.img as the virtual hard disk
713 $ qemu-img create -f qcow2 disk.img 10G
714
715 # Install a Windows XP OS from an ISO image 'winxp.iso'
716 $ qemu-system-i386 -serial stdio -bios u-boot.rom -hda disk.img -cdrom winxp.iso -smp 2 -m 512
717
718 # Boot a Windows XP OS installed on the virutal hard disk
719 $ qemu-system-i386 -serial stdio -bios u-boot.rom -hda disk.img -smp 2 -m 512
720
721This is also tested on Intel Crown Bay board with a PCIe graphics card, booting
722SeaBIOS then chain-loading a GRUB on a USB drive, then Linux kernel finally.
723
7bea5271 724
00bdd952
SG
725Development Flow
726----------------
00bdd952
SG
727These notes are for those who want to port U-Boot to a new x86 platform.
728
729Since x86 CPUs boot from SPI flash, a SPI flash emulator is a good investment.
730The Dediprog em100 can be used on Linux. The em100 tool is available here:
731
732 http://review.coreboot.org/p/em100.git
733
734On Minnowboard Max the following command line can be used:
735
736 sudo em100 -s -p LOW -d u-boot.rom -c W25Q64DW -r
737
738A suitable clip for connecting over the SPI flash chip is here:
739
740 http://www.dediprog.com/pd/programmer-accessories/EM-TC-8
741
742This allows you to override the SPI flash contents for development purposes.
743Typically you can write to the em100 in around 1200ms, considerably faster
744than programming the real flash device each time. The only important
745limitation of the em100 is that it only supports SPI bus speeds up to 20MHz.
746This means that images must be set to boot with that speed. This is an
747Intel-specific feature - e.g. tools/ifttool has an option to set the SPI
748speed in the SPI descriptor region.
749
750If your chip/board uses an Intel Firmware Support Package (FSP) it is fairly
751easy to fit it in. You can follow the Minnowboard Max implementation, for
752example. Hopefully you will just need to create new files similar to those
753in arch/x86/cpu/baytrail which provide Bay Trail support.
754
755If you are not using an FSP you have more freedom and more responsibility.
756The ivybridge support works this way, although it still uses a ROM for
757graphics and still has binary blobs containing Intel code. You should aim to
758support all important peripherals on your platform including video and storage.
759Use the device tree for configuration where possible.
760
761For the microcode you can create a suitable device tree file using the
762microcode tool:
763
03e3c316 764 ./tools/microcode-tool -d microcode.dat -m <model> create
00bdd952
SG
765
766or if you only have header files and not the full Intel microcode.dat database:
767
768 ./tools/microcode-tool -H BAY_TRAIL_FSP_KIT/Microcode/M0130673322.h \
769 -H BAY_TRAIL_FSP_KIT/Microcode/M0130679901.h \
03e3c316 770 -m all create
00bdd952
SG
771
772These are written to arch/x86/dts/microcode/ by default.
773
774Note that it is possible to just add the micrcode for your CPU if you know its
775model. U-Boot prints this information when it starts
776
777 CPU: x86_64, vendor Intel, device 30673h
778
779so here we can use the M0130673322 file.
780
781If you platform can display POST codes on two little 7-segment displays on
782the board, then you can use post_code() calls from C or assembler to monitor
783boot progress. This can be good for debugging.
784
785If not, you can try to get serial working as early as possible. The early
d521197d 786debug serial port may be useful here. See setup_internal_uart() for an example.
00bdd952 787
12c7510f
BM
788During the U-Boot porting, one of the important steps is to write correct PIRQ
789routing information in the board device tree. Without it, device drivers in the
790Linux kernel won't function correctly due to interrupt is not working. Please
2e9ae222 791refer to U-Boot doc [15] for the device tree bindings of Intel interrupt router.
12c7510f
BM
792Here we have more details on the intel,pirq-routing property below.
793
794 intel,pirq-routing = <
795 PCI_BDF(0, 2, 0) INTA PIRQA
796 ...
797 >;
798
799As you see each entry has 3 cells. For the first one, we need describe all pci
800devices mounted on the board. For SoC devices, normally there is a chapter on
801the chipset datasheet which lists all the available PCI devices. For example on
802Bay Trail, this is chapter 4.3 (PCI configuration space). For the second one, we
803can get the interrupt pin either from datasheet or hardware via U-Boot shell.
804The reliable source is the hardware as sometimes chipset datasheet is not 100%
805up-to-date. Type 'pci header' plus the device's pci bus/device/function number
806from U-Boot shell below.
807
808 => pci header 0.1e.1
809 vendor ID = 0x8086
810 device ID = 0x0f08
811 ...
812 interrupt line = 0x09
813 interrupt pin = 0x04
814 ...
815
816It shows this PCI device is using INTD pin as it reports 4 in the interrupt pin
817register. Repeat this until you get interrupt pins for all the devices. The last
818cell is the PIRQ line which a particular interrupt pin is mapped to. On Intel
819chipset, the power-up default mapping is INTA/B/C/D maps to PIRQA/B/C/D. This
820can be changed by registers in LPC bridge. So far Intel FSP does not touch those
821registers so we can write down the PIRQ according to the default mapping rule.
822
823Once we get the PIRQ routing information in the device tree, the interrupt
824allocation and assignment will be done by U-Boot automatically. Now you can
825enable CONFIG_GENERATE_PIRQ_TABLE for testing Linux kernel using i8259 PIC and
826CONFIG_GENERATE_MP_TABLE for testing Linux kernel using local APIC and I/O APIC.
827
590870e7
SG
828This script might be useful. If you feed it the output of 'pci long' from
829U-Boot then it will generate a device tree fragment with the interrupt
830configuration for each device (note it needs gawk 4.0.0):
831
832 $ cat console_output |awk '/PCI/ {device=$4} /interrupt line/ {line=$4} \
833 /interrupt pin/ {pin = $4; if (pin != "0x00" && pin != "0xff") \
834 {patsplit(device, bdf, "[0-9a-f]+"); \
835 printf "PCI_BDF(%d, %d, %d) INT%c PIRQ%c\n", strtonum("0x" bdf[1]), \
836 strtonum("0x" bdf[2]), bdf[3], strtonum(pin) + 64, 64 + strtonum(pin)}}'
837
838Example output:
839 PCI_BDF(0, 2, 0) INTA PIRQA
840 PCI_BDF(0, 3, 0) INTA PIRQA
841...
842
448719c5
BM
843Porting Hints
844-------------
845
846Quark-specific considerations:
847
848To port U-Boot to other boards based on the Intel Quark SoC, a few things need
849to be taken care of. The first important part is the Memory Reference Code (MRC)
850parameters. Quark MRC supports memory-down configuration only. All these MRC
851parameters are supplied via the board device tree. To get started, first copy
852the MRC section of arch/x86/dts/galileo.dts to your board's device tree, then
853change these values by consulting board manuals or your hardware vendor.
854Available MRC parameter values are listed in include/dt-bindings/mrc/quark.h.
855The other tricky part is with PCIe. Quark SoC integrates two PCIe root ports,
856but by default they are held in reset after power on. In U-Boot, PCIe
857initialization is properly handled as per Quark's firmware writer guide.
858In your board support codes, you need provide two routines to aid PCIe
859initialization, which are board_assert_perst() and board_deassert_perst().
860The two routines need implement a board-specific mechanism to assert/deassert
861PCIe PERST# pin. Care must be taken that in those routines that any APIs that
862may trigger PCI enumeration process are strictly forbidden, as any access to
863PCIe root port's configuration registers will cause system hang while it is
864held in reset. For more details, check how they are implemented by the Intel
865Galileo board support codes in board/intel/galileo/galileo.c.
866
5dad97ed
BM
867TODO List
868---------
5dad97ed
BM
869- Audio
870- Chrome OS verified boot
871- SMI and ACPI support, to provide platform info and facilities to Linux
872
873References
874----------
875[1] http://www.coreboot.org
1ae5b78c
BM
876[2] http://www.qemu.org
877[3] http://www.coreboot.org/~stepan/pci8086,0166.rom
878[4] http://www.intel.com/content/www/us/en/embedded/design-tools/evaluation-platforms/atom-e660-eg20t-development-kit.html
879[5] http://www.intel.com/fsp
7aaff9bf
BM
880[6] http://www.intel.com/content/www/us/en/secure/intelligent-systems/privileged/e6xx-35-b1-cmc22211.html
881[7] http://www.ami.com/products/bios-uefi-tools-and-utilities/bios-uefi-utilities/
882[8] http://en.wikipedia.org/wiki/Microcode
883[9] http://simplefirmware.org
884[10] http://www.intel.com/design/archives/processors/pro/docs/242016.htm
7bea5271
SG
885[11] https://en.wikipedia.org/wiki/GUID_Partition_Table
886[12] http://events.linuxfoundation.org/sites/events/files/slides/chromeos_and_diy_vboot_0.pdf
887[13] http://events.linuxfoundation.org/sites/events/files/slides/elce-2014.pdf
2e9ae222
BM
888[14] http://www.seabios.org/SeaBIOS
889[15] doc/device-tree-bindings/misc/intel,irq-router.txt