]> git.ipfire.org Git - people/ms/u-boot.git/blame - drivers/clk/clk-uclass.c
arc: No need in sections defined in sources with newer tools
[people/ms/u-boot.git] / drivers / clk / clk-uclass.c
CommitLineData
f26c8a8e
SG
1/*
2 * Copyright (C) 2015 Google, Inc
3 * Written by Simon Glass <sjg@chromium.org>
135aa950 4 * Copyright (c) 2016, NVIDIA CORPORATION.
f26c8a8e
SG
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#include <common.h>
10#include <clk.h>
135aa950 11#include <clk-uclass.h>
f26c8a8e 12#include <dm.h>
7423daa6 13#include <dt-structs.h>
f26c8a8e 14#include <errno.h>
f26c8a8e 15
e70cc438
SG
16DECLARE_GLOBAL_DATA_PTR;
17
135aa950 18static inline struct clk_ops *clk_dev_ops(struct udevice *dev)
f26c8a8e 19{
135aa950 20 return (struct clk_ops *)dev->driver->ops;
f26c8a8e
SG
21}
22
135aa950 23#if CONFIG_IS_ENABLED(OF_CONTROL)
7423daa6
SG
24# if CONFIG_IS_ENABLED(OF_PLATDATA)
25int clk_get_by_index_platdata(struct udevice *dev, int index,
26 struct phandle_2_cell *cells, struct clk *clk)
27{
28 int ret;
29
30 if (index != 0)
31 return -ENOSYS;
32 ret = uclass_get_device(UCLASS_CLK, 0, &clk->dev);
33 if (ret)
34 return ret;
35 clk->id = cells[0].id;
36
37 return 0;
38}
39# else
135aa950
SW
40static int clk_of_xlate_default(struct clk *clk,
41 struct fdtdec_phandle_args *args)
f26c8a8e 42{
135aa950 43 debug("%s(clk=%p)\n", __func__, clk);
f26c8a8e 44
135aa950
SW
45 if (args->args_count > 1) {
46 debug("Invaild args_count: %d\n", args->args_count);
47 return -EINVAL;
48 }
f26c8a8e 49
135aa950
SW
50 if (args->args_count)
51 clk->id = args->args[0];
52 else
53 clk->id = 0;
f26c8a8e 54
135aa950 55 return 0;
f26c8a8e
SG
56}
57
135aa950 58int clk_get_by_index(struct udevice *dev, int index, struct clk *clk)
e70cc438 59{
e70cc438 60 int ret;
a4b10c08 61 struct fdtdec_phandle_args args;
135aa950
SW
62 struct udevice *dev_clk;
63 struct clk_ops *ops;
64
65 debug("%s(dev=%p, index=%d, clk=%p)\n", __func__, dev, index, clk);
e70cc438 66
135aa950 67 assert(clk);
e70cc438
SG
68 ret = fdtdec_parse_phandle_with_args(gd->fdt_blob, dev->of_offset,
69 "clocks", "#clock-cells", 0, index,
70 &args);
71 if (ret) {
72 debug("%s: fdtdec_parse_phandle_with_args failed: err=%d\n",
73 __func__, ret);
74 return ret;
75 }
76
135aa950 77 ret = uclass_get_device_by_of_offset(UCLASS_CLK, args.node, &dev_clk);
e70cc438
SG
78 if (ret) {
79 debug("%s: uclass_get_device_by_of_offset failed: err=%d\n",
80 __func__, ret);
81 return ret;
82 }
135aa950
SW
83 ops = clk_dev_ops(dev_clk);
84
85 if (ops->of_xlate)
86 ret = ops->of_xlate(clk, &args);
87 else
88 ret = clk_of_xlate_default(clk, &args);
89 if (ret) {
90 debug("of_xlate() failed: %d\n", ret);
91 return ret;
92 }
93
94 return clk_request(dev_clk, clk);
95}
9e0758b7 96# endif /* OF_PLATDATA */
135aa950
SW
97
98int clk_get_by_name(struct udevice *dev, const char *name, struct clk *clk)
99{
100 int index;
101
102 debug("%s(dev=%p, name=%s, clk=%p)\n", __func__, dev, name, clk);
103
104 index = fdt_find_string(gd->fdt_blob, dev->of_offset, "clock-names",
105 name);
106 if (index < 0) {
107 debug("fdt_find_string() failed: %d\n", index);
108 return index;
109 }
110
111 return clk_get_by_index(dev, index, clk);
e70cc438 112}
7423daa6 113#endif /* OF_CONTROL */
135aa950
SW
114
115int clk_request(struct udevice *dev, struct clk *clk)
116{
117 struct clk_ops *ops = clk_dev_ops(dev);
118
119 debug("%s(dev=%p, clk=%p)\n", __func__, dev, clk);
120
121 clk->dev = dev;
122
123 if (!ops->request)
124 return 0;
125
126 return ops->request(clk);
127}
128
129int clk_free(struct clk *clk)
130{
131 struct clk_ops *ops = clk_dev_ops(clk->dev);
132
133 debug("%s(clk=%p)\n", __func__, clk);
134
135 if (!ops->free)
136 return 0;
137
138 return ops->free(clk);
139}
140
141ulong clk_get_rate(struct clk *clk)
142{
143 struct clk_ops *ops = clk_dev_ops(clk->dev);
144
145 debug("%s(clk=%p)\n", __func__, clk);
146
147 if (!ops->get_rate)
148 return -ENOSYS;
149
150 return ops->get_rate(clk);
151}
152
153ulong clk_set_rate(struct clk *clk, ulong rate)
154{
155 struct clk_ops *ops = clk_dev_ops(clk->dev);
156
157 debug("%s(clk=%p, rate=%lu)\n", __func__, clk, rate);
158
159 if (!ops->set_rate)
160 return -ENOSYS;
161
162 return ops->set_rate(clk, rate);
163}
164
165int clk_enable(struct clk *clk)
166{
167 struct clk_ops *ops = clk_dev_ops(clk->dev);
168
169 debug("%s(clk=%p)\n", __func__, clk);
170
171 if (!ops->enable)
172 return -ENOSYS;
173
174 return ops->enable(clk);
175}
176
177int clk_disable(struct clk *clk)
178{
179 struct clk_ops *ops = clk_dev_ops(clk->dev);
180
181 debug("%s(clk=%p)\n", __func__, clk);
182
183 if (!ops->disable)
184 return -ENOSYS;
185
186 return ops->disable(clk);
187}
e70cc438 188
f26c8a8e
SG
189UCLASS_DRIVER(clk) = {
190 .id = UCLASS_CLK,
191 .name = "clk",
192};