]>
Commit | Line | Data |
---|---|---|
f26c8a8e SG |
1 | /* |
2 | * Copyright (C) 2015 Google, Inc | |
3 | * Written by Simon Glass <sjg@chromium.org> | |
135aa950 | 4 | * Copyright (c) 2016, NVIDIA CORPORATION. |
f26c8a8e SG |
5 | * |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #include <common.h> | |
10 | #include <clk.h> | |
135aa950 | 11 | #include <clk-uclass.h> |
f26c8a8e | 12 | #include <dm.h> |
7423daa6 | 13 | #include <dt-structs.h> |
f26c8a8e | 14 | #include <errno.h> |
f26c8a8e | 15 | |
e70cc438 SG |
16 | DECLARE_GLOBAL_DATA_PTR; |
17 | ||
135aa950 | 18 | static inline struct clk_ops *clk_dev_ops(struct udevice *dev) |
f26c8a8e | 19 | { |
135aa950 | 20 | return (struct clk_ops *)dev->driver->ops; |
f26c8a8e SG |
21 | } |
22 | ||
135aa950 | 23 | #if CONFIG_IS_ENABLED(OF_CONTROL) |
7423daa6 SG |
24 | # if CONFIG_IS_ENABLED(OF_PLATDATA) |
25 | int clk_get_by_index_platdata(struct udevice *dev, int index, | |
26 | struct phandle_2_cell *cells, struct clk *clk) | |
27 | { | |
28 | int ret; | |
29 | ||
30 | if (index != 0) | |
31 | return -ENOSYS; | |
32 | ret = uclass_get_device(UCLASS_CLK, 0, &clk->dev); | |
33 | if (ret) | |
34 | return ret; | |
35 | clk->id = cells[0].id; | |
36 | ||
37 | return 0; | |
38 | } | |
39 | # else | |
135aa950 | 40 | static int clk_of_xlate_default(struct clk *clk, |
a4e0ef50 | 41 | struct ofnode_phandle_args *args) |
f26c8a8e | 42 | { |
135aa950 | 43 | debug("%s(clk=%p)\n", __func__, clk); |
f26c8a8e | 44 | |
135aa950 SW |
45 | if (args->args_count > 1) { |
46 | debug("Invaild args_count: %d\n", args->args_count); | |
47 | return -EINVAL; | |
48 | } | |
f26c8a8e | 49 | |
135aa950 SW |
50 | if (args->args_count) |
51 | clk->id = args->args[0]; | |
52 | else | |
53 | clk->id = 0; | |
f26c8a8e | 54 | |
135aa950 | 55 | return 0; |
f26c8a8e SG |
56 | } |
57 | ||
135aa950 | 58 | int clk_get_by_index(struct udevice *dev, int index, struct clk *clk) |
e70cc438 | 59 | { |
e70cc438 | 60 | int ret; |
a4b10c08 | 61 | struct fdtdec_phandle_args args; |
135aa950 SW |
62 | struct udevice *dev_clk; |
63 | struct clk_ops *ops; | |
64 | ||
65 | debug("%s(dev=%p, index=%d, clk=%p)\n", __func__, dev, index, clk); | |
e70cc438 | 66 | |
135aa950 | 67 | assert(clk); |
e160f7d4 | 68 | ret = fdtdec_parse_phandle_with_args(gd->fdt_blob, dev_of_offset(dev), |
e70cc438 SG |
69 | "clocks", "#clock-cells", 0, index, |
70 | &args); | |
71 | if (ret) { | |
72 | debug("%s: fdtdec_parse_phandle_with_args failed: err=%d\n", | |
73 | __func__, ret); | |
74 | return ret; | |
75 | } | |
76 | ||
135aa950 | 77 | ret = uclass_get_device_by_of_offset(UCLASS_CLK, args.node, &dev_clk); |
e70cc438 SG |
78 | if (ret) { |
79 | debug("%s: uclass_get_device_by_of_offset failed: err=%d\n", | |
80 | __func__, ret); | |
81 | return ret; | |
82 | } | |
3f56b132 WY |
83 | |
84 | clk->dev = dev_clk; | |
85 | ||
135aa950 SW |
86 | ops = clk_dev_ops(dev_clk); |
87 | ||
88 | if (ops->of_xlate) | |
a4e0ef50 | 89 | ret = ops->of_xlate(clk, (struct ofnode_phandle_args *)&args); |
135aa950 | 90 | else |
a4e0ef50 SG |
91 | ret = clk_of_xlate_default(clk, |
92 | (struct ofnode_phandle_args *)&args); | |
135aa950 SW |
93 | if (ret) { |
94 | debug("of_xlate() failed: %d\n", ret); | |
95 | return ret; | |
96 | } | |
97 | ||
98 | return clk_request(dev_clk, clk); | |
99 | } | |
9e0758b7 | 100 | # endif /* OF_PLATDATA */ |
135aa950 SW |
101 | |
102 | int clk_get_by_name(struct udevice *dev, const char *name, struct clk *clk) | |
103 | { | |
104 | int index; | |
105 | ||
106 | debug("%s(dev=%p, name=%s, clk=%p)\n", __func__, dev, name, clk); | |
107 | ||
e160f7d4 | 108 | index = fdt_stringlist_search(gd->fdt_blob, dev_of_offset(dev), |
b02e4044 | 109 | "clock-names", name); |
135aa950 | 110 | if (index < 0) { |
b02e4044 | 111 | debug("fdt_stringlist_search() failed: %d\n", index); |
135aa950 SW |
112 | return index; |
113 | } | |
114 | ||
115 | return clk_get_by_index(dev, index, clk); | |
e70cc438 | 116 | } |
7423daa6 | 117 | #endif /* OF_CONTROL */ |
135aa950 SW |
118 | |
119 | int clk_request(struct udevice *dev, struct clk *clk) | |
120 | { | |
121 | struct clk_ops *ops = clk_dev_ops(dev); | |
122 | ||
123 | debug("%s(dev=%p, clk=%p)\n", __func__, dev, clk); | |
124 | ||
125 | clk->dev = dev; | |
126 | ||
127 | if (!ops->request) | |
128 | return 0; | |
129 | ||
130 | return ops->request(clk); | |
131 | } | |
132 | ||
133 | int clk_free(struct clk *clk) | |
134 | { | |
135 | struct clk_ops *ops = clk_dev_ops(clk->dev); | |
136 | ||
137 | debug("%s(clk=%p)\n", __func__, clk); | |
138 | ||
139 | if (!ops->free) | |
140 | return 0; | |
141 | ||
142 | return ops->free(clk); | |
143 | } | |
144 | ||
145 | ulong clk_get_rate(struct clk *clk) | |
146 | { | |
147 | struct clk_ops *ops = clk_dev_ops(clk->dev); | |
148 | ||
149 | debug("%s(clk=%p)\n", __func__, clk); | |
150 | ||
151 | if (!ops->get_rate) | |
152 | return -ENOSYS; | |
153 | ||
154 | return ops->get_rate(clk); | |
155 | } | |
156 | ||
157 | ulong clk_set_rate(struct clk *clk, ulong rate) | |
158 | { | |
159 | struct clk_ops *ops = clk_dev_ops(clk->dev); | |
160 | ||
161 | debug("%s(clk=%p, rate=%lu)\n", __func__, clk, rate); | |
162 | ||
163 | if (!ops->set_rate) | |
164 | return -ENOSYS; | |
165 | ||
166 | return ops->set_rate(clk, rate); | |
167 | } | |
168 | ||
169 | int clk_enable(struct clk *clk) | |
170 | { | |
171 | struct clk_ops *ops = clk_dev_ops(clk->dev); | |
172 | ||
173 | debug("%s(clk=%p)\n", __func__, clk); | |
174 | ||
175 | if (!ops->enable) | |
176 | return -ENOSYS; | |
177 | ||
178 | return ops->enable(clk); | |
179 | } | |
180 | ||
181 | int clk_disable(struct clk *clk) | |
182 | { | |
183 | struct clk_ops *ops = clk_dev_ops(clk->dev); | |
184 | ||
185 | debug("%s(clk=%p)\n", __func__, clk); | |
186 | ||
187 | if (!ops->disable) | |
188 | return -ENOSYS; | |
189 | ||
190 | return ops->disable(clk); | |
191 | } | |
e70cc438 | 192 | |
f26c8a8e SG |
193 | UCLASS_DRIVER(clk) = { |
194 | .id = UCLASS_CLK, | |
195 | .name = "clk", | |
196 | }; |