]> git.ipfire.org Git - people/arne_f/kernel.git/blame - drivers/cpufreq/arm_big_little.c
cpufreq: intel_pstate: Register when ACPI PCCH is present
[people/arne_f/kernel.git] / drivers / cpufreq / arm_big_little.c
CommitLineData
8a67f0ef
VK
1/*
2 * ARM big.LITTLE Platforms CPUFreq support
3 *
4 * Copyright (C) 2013 ARM Ltd.
5 * Sudeep KarkadaNagesha <sudeep.karkadanagesha@arm.com>
6 *
7 * Copyright (C) 2013 Linaro.
8 * Viresh Kumar <viresh.kumar@linaro.org>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
15 * kind, whether express or implied; without even the implied warranty
16 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 */
19
20#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
21
22#include <linux/clk.h>
23#include <linux/cpu.h>
24#include <linux/cpufreq.h>
25#include <linux/cpumask.h>
2f7e8a17 26#include <linux/cpu_cooling.h>
8a67f0ef 27#include <linux/export.h>
39c8bbaf 28#include <linux/module.h>
e79a23c5 29#include <linux/mutex.h>
8a67f0ef 30#include <linux/of_platform.h>
e4db1c74 31#include <linux/pm_opp.h>
8a67f0ef
VK
32#include <linux/slab.h>
33#include <linux/topology.h>
34#include <linux/types.h>
35
36#include "arm_big_little.h"
37
38/* Currently we support only two clusters */
e79a23c5
VK
39#define A15_CLUSTER 0
40#define A7_CLUSTER 1
8a67f0ef
VK
41#define MAX_CLUSTERS 2
42
e79a23c5 43#ifdef CONFIG_BL_SWITCHER
14730145 44#include <asm/bL_switcher.h>
45cac118
NP
45static bool bL_switching_enabled;
46#define is_bL_switching_enabled() bL_switching_enabled
47#define set_switching_enabled(x) (bL_switching_enabled = (x))
e79a23c5
VK
48#else
49#define is_bL_switching_enabled() false
45cac118 50#define set_switching_enabled(x) do { } while (0)
14730145
SH
51#define bL_switch_request(...) do { } while (0)
52#define bL_switcher_put_enabled() do { } while (0)
53#define bL_switcher_get_enabled() do { } while (0)
e79a23c5
VK
54#endif
55
56#define ACTUAL_FREQ(cluster, freq) ((cluster == A7_CLUSTER) ? freq << 1 : freq)
57#define VIRT_FREQ(cluster, freq) ((cluster == A7_CLUSTER) ? freq >> 1 : freq)
58
2f7e8a17 59static struct thermal_cooling_device *cdev[MAX_CLUSTERS];
8a67f0ef
VK
60static struct cpufreq_arm_bL_ops *arm_bL_ops;
61static struct clk *clk[MAX_CLUSTERS];
e79a23c5
VK
62static struct cpufreq_frequency_table *freq_table[MAX_CLUSTERS + 1];
63static atomic_t cluster_usage[MAX_CLUSTERS + 1];
64
65static unsigned int clk_big_min; /* (Big) clock frequencies */
66static unsigned int clk_little_max; /* Maximum clock frequency (Little) */
67
68static DEFINE_PER_CPU(unsigned int, physical_cluster);
69static DEFINE_PER_CPU(unsigned int, cpu_last_req_freq);
70
71static struct mutex cluster_lock[MAX_CLUSTERS];
72
73static inline int raw_cpu_to_cluster(int cpu)
74{
75 return topology_physical_package_id(cpu);
76}
77
78static inline int cpu_to_cluster(int cpu)
79{
80 return is_bL_switching_enabled() ?
81 MAX_CLUSTERS : raw_cpu_to_cluster(cpu);
82}
83
84static unsigned int find_cluster_maxfreq(int cluster)
85{
86 int j;
87 u32 max_freq = 0, cpu_freq;
88
89 for_each_online_cpu(j) {
90 cpu_freq = per_cpu(cpu_last_req_freq, j);
91
92 if ((cluster == per_cpu(physical_cluster, j)) &&
93 (max_freq < cpu_freq))
94 max_freq = cpu_freq;
95 }
96
97 pr_debug("%s: cluster: %d, max freq: %d\n", __func__, cluster,
98 max_freq);
99
100 return max_freq;
101}
102
103static unsigned int clk_get_cpu_rate(unsigned int cpu)
104{
105 u32 cur_cluster = per_cpu(physical_cluster, cpu);
106 u32 rate = clk_get_rate(clk[cur_cluster]) / 1000;
107
108 /* For switcher we use virtual A7 clock rates */
109 if (is_bL_switching_enabled())
110 rate = VIRT_FREQ(cur_cluster, rate);
111
112 pr_debug("%s: cpu: %d, cluster: %d, freq: %u\n", __func__, cpu,
113 cur_cluster, rate);
114
115 return rate;
116}
117
118static unsigned int bL_cpufreq_get_rate(unsigned int cpu)
119{
120 if (is_bL_switching_enabled()) {
121 pr_debug("%s: freq: %d\n", __func__, per_cpu(cpu_last_req_freq,
122 cpu));
123
124 return per_cpu(cpu_last_req_freq, cpu);
125 } else {
126 return clk_get_cpu_rate(cpu);
127 }
128}
8a67f0ef 129
e79a23c5
VK
130static unsigned int
131bL_cpufreq_set_rate(u32 cpu, u32 old_cluster, u32 new_cluster, u32 rate)
8a67f0ef 132{
e79a23c5
VK
133 u32 new_rate, prev_rate;
134 int ret;
135 bool bLs = is_bL_switching_enabled();
136
137 mutex_lock(&cluster_lock[new_cluster]);
138
139 if (bLs) {
140 prev_rate = per_cpu(cpu_last_req_freq, cpu);
141 per_cpu(cpu_last_req_freq, cpu) = rate;
142 per_cpu(physical_cluster, cpu) = new_cluster;
143
144 new_rate = find_cluster_maxfreq(new_cluster);
145 new_rate = ACTUAL_FREQ(new_cluster, new_rate);
146 } else {
147 new_rate = rate;
148 }
149
150 pr_debug("%s: cpu: %d, old cluster: %d, new cluster: %d, freq: %d\n",
151 __func__, cpu, old_cluster, new_cluster, new_rate);
152
153 ret = clk_set_rate(clk[new_cluster], new_rate * 1000);
14f1ba3a
JMT
154 if (!ret) {
155 /*
156 * FIXME: clk_set_rate hasn't returned an error here however it
157 * may be that clk_change_rate failed due to hardware or
158 * firmware issues and wasn't able to report that due to the
159 * current design of the clk core layer. To work around this
160 * problem we will read back the clock rate and check it is
161 * correct. This needs to be removed once clk core is fixed.
162 */
163 if (clk_get_rate(clk[new_cluster]) != new_rate * 1000)
164 ret = -EIO;
165 }
166
e79a23c5
VK
167 if (WARN_ON(ret)) {
168 pr_err("clk_set_rate failed: %d, new cluster: %d\n", ret,
169 new_cluster);
170 if (bLs) {
171 per_cpu(cpu_last_req_freq, cpu) = prev_rate;
172 per_cpu(physical_cluster, cpu) = old_cluster;
173 }
174
175 mutex_unlock(&cluster_lock[new_cluster]);
176
177 return ret;
178 }
179
180 mutex_unlock(&cluster_lock[new_cluster]);
181
182 /* Recalc freq for old cluster when switching clusters */
183 if (old_cluster != new_cluster) {
184 pr_debug("%s: cpu: %d, old cluster: %d, new cluster: %d\n",
185 __func__, cpu, old_cluster, new_cluster);
186
187 /* Switch cluster */
188 bL_switch_request(cpu, new_cluster);
189
190 mutex_lock(&cluster_lock[old_cluster]);
8a67f0ef 191
e79a23c5
VK
192 /* Set freq of old cluster if there are cpus left on it */
193 new_rate = find_cluster_maxfreq(old_cluster);
194 new_rate = ACTUAL_FREQ(old_cluster, new_rate);
195
196 if (new_rate) {
197 pr_debug("%s: Updating rate of old cluster: %d, to freq: %d\n",
198 __func__, old_cluster, new_rate);
199
200 if (clk_set_rate(clk[old_cluster], new_rate * 1000))
201 pr_err("%s: clk_set_rate failed: %d, old cluster: %d\n",
202 __func__, ret, old_cluster);
203 }
204 mutex_unlock(&cluster_lock[old_cluster]);
205 }
206
207 return 0;
8a67f0ef
VK
208}
209
8a67f0ef
VK
210/* Set clock frequency */
211static int bL_cpufreq_set_target(struct cpufreq_policy *policy,
9c0ebcf7 212 unsigned int index)
8a67f0ef 213{
e79a23c5 214 u32 cpu = policy->cpu, cur_cluster, new_cluster, actual_cluster;
d4019f0a 215 unsigned int freqs_new;
8a67f0ef 216
e79a23c5
VK
217 cur_cluster = cpu_to_cluster(cpu);
218 new_cluster = actual_cluster = per_cpu(physical_cluster, cpu);
8a67f0ef 219
d4019f0a 220 freqs_new = freq_table[cur_cluster][index].frequency;
8a67f0ef 221
e79a23c5
VK
222 if (is_bL_switching_enabled()) {
223 if ((actual_cluster == A15_CLUSTER) &&
d4019f0a 224 (freqs_new < clk_big_min)) {
e79a23c5
VK
225 new_cluster = A7_CLUSTER;
226 } else if ((actual_cluster == A7_CLUSTER) &&
d4019f0a 227 (freqs_new > clk_little_max)) {
e79a23c5
VK
228 new_cluster = A15_CLUSTER;
229 }
230 }
231
d4019f0a 232 return bL_cpufreq_set_rate(cpu, actual_cluster, new_cluster, freqs_new);
8a67f0ef
VK
233}
234
e79a23c5
VK
235static inline u32 get_table_count(struct cpufreq_frequency_table *table)
236{
237 int count;
238
239 for (count = 0; table[count].frequency != CPUFREQ_TABLE_END; count++)
240 ;
241
242 return count;
243}
244
245/* get the minimum frequency in the cpufreq_frequency_table */
246static inline u32 get_table_min(struct cpufreq_frequency_table *table)
247{
041526f9 248 struct cpufreq_frequency_table *pos;
e79a23c5 249 uint32_t min_freq = ~0;
041526f9
SK
250 cpufreq_for_each_entry(pos, table)
251 if (pos->frequency < min_freq)
252 min_freq = pos->frequency;
e79a23c5
VK
253 return min_freq;
254}
255
256/* get the maximum frequency in the cpufreq_frequency_table */
257static inline u32 get_table_max(struct cpufreq_frequency_table *table)
258{
041526f9 259 struct cpufreq_frequency_table *pos;
e79a23c5 260 uint32_t max_freq = 0;
041526f9
SK
261 cpufreq_for_each_entry(pos, table)
262 if (pos->frequency > max_freq)
263 max_freq = pos->frequency;
e79a23c5
VK
264 return max_freq;
265}
266
267static int merge_cluster_tables(void)
268{
269 int i, j, k = 0, count = 1;
270 struct cpufreq_frequency_table *table;
271
272 for (i = 0; i < MAX_CLUSTERS; i++)
273 count += get_table_count(freq_table[i]);
274
275 table = kzalloc(sizeof(*table) * count, GFP_KERNEL);
276 if (!table)
277 return -ENOMEM;
278
279 freq_table[MAX_CLUSTERS] = table;
280
281 /* Add in reverse order to get freqs in increasing order */
282 for (i = MAX_CLUSTERS - 1; i >= 0; i--) {
283 for (j = 0; freq_table[i][j].frequency != CPUFREQ_TABLE_END;
284 j++) {
285 table[k].frequency = VIRT_FREQ(i,
286 freq_table[i][j].frequency);
287 pr_debug("%s: index: %d, freq: %d\n", __func__, k,
288 table[k].frequency);
289 k++;
290 }
291 }
292
293 table[k].driver_data = k;
294 table[k].frequency = CPUFREQ_TABLE_END;
295
296 pr_debug("%s: End, table: %p, count: %d\n", __func__, table, k);
297
298 return 0;
299}
300
d9975b0b
SH
301static void _put_cluster_clk_and_freq_table(struct device *cpu_dev,
302 const struct cpumask *cpumask)
e79a23c5
VK
303{
304 u32 cluster = raw_cpu_to_cluster(cpu_dev->id);
305
306 if (!freq_table[cluster])
307 return;
308
309 clk_put(clk[cluster]);
310 dev_pm_opp_free_cpufreq_table(cpu_dev, &freq_table[cluster]);
493b4cd2 311 if (arm_bL_ops->free_opp_table)
d9975b0b 312 arm_bL_ops->free_opp_table(cpumask);
e79a23c5
VK
313 dev_dbg(cpu_dev, "%s: cluster: %d\n", __func__, cluster);
314}
315
d9975b0b
SH
316static void put_cluster_clk_and_freq_table(struct device *cpu_dev,
317 const struct cpumask *cpumask)
8a67f0ef
VK
318{
319 u32 cluster = cpu_to_cluster(cpu_dev->id);
e79a23c5
VK
320 int i;
321
322 if (atomic_dec_return(&cluster_usage[cluster]))
323 return;
324
325 if (cluster < MAX_CLUSTERS)
d9975b0b 326 return _put_cluster_clk_and_freq_table(cpu_dev, cpumask);
8a67f0ef 327
e79a23c5
VK
328 for_each_present_cpu(i) {
329 struct device *cdev = get_cpu_device(i);
330 if (!cdev) {
331 pr_err("%s: failed to get cpu%d device\n", __func__, i);
332 return;
333 }
334
d9975b0b 335 _put_cluster_clk_and_freq_table(cdev, cpumask);
8a67f0ef 336 }
e79a23c5
VK
337
338 /* free virtual table */
339 kfree(freq_table[cluster]);
8a67f0ef
VK
340}
341
d9975b0b
SH
342static int _get_cluster_clk_and_freq_table(struct device *cpu_dev,
343 const struct cpumask *cpumask)
8a67f0ef 344{
e79a23c5 345 u32 cluster = raw_cpu_to_cluster(cpu_dev->id);
8a67f0ef
VK
346 int ret;
347
e79a23c5 348 if (freq_table[cluster])
8a67f0ef
VK
349 return 0;
350
d9975b0b 351 ret = arm_bL_ops->init_opp_table(cpumask);
8a67f0ef
VK
352 if (ret) {
353 dev_err(cpu_dev, "%s: init_opp_table failed, cpu: %d, err: %d\n",
354 __func__, cpu_dev->id, ret);
e79a23c5 355 goto out;
8a67f0ef
VK
356 }
357
5d4879cd 358 ret = dev_pm_opp_init_cpufreq_table(cpu_dev, &freq_table[cluster]);
8a67f0ef
VK
359 if (ret) {
360 dev_err(cpu_dev, "%s: failed to init cpufreq table, cpu: %d, err: %d\n",
361 __func__, cpu_dev->id, ret);
493b4cd2 362 goto free_opp_table;
8a67f0ef
VK
363 }
364
b904f5cc 365 clk[cluster] = clk_get(cpu_dev, NULL);
8a67f0ef
VK
366 if (!IS_ERR(clk[cluster])) {
367 dev_dbg(cpu_dev, "%s: clk: %p & freq table: %p, cluster: %d\n",
368 __func__, clk[cluster], freq_table[cluster],
369 cluster);
370 return 0;
371 }
372
373 dev_err(cpu_dev, "%s: Failed to get clk for cpu: %d, cluster: %d\n",
374 __func__, cpu_dev->id, cluster);
375 ret = PTR_ERR(clk[cluster]);
5d4879cd 376 dev_pm_opp_free_cpufreq_table(cpu_dev, &freq_table[cluster]);
8a67f0ef 377
493b4cd2
VK
378free_opp_table:
379 if (arm_bL_ops->free_opp_table)
d9975b0b 380 arm_bL_ops->free_opp_table(cpumask);
e79a23c5 381out:
8a67f0ef
VK
382 dev_err(cpu_dev, "%s: Failed to get data for cluster: %d\n", __func__,
383 cluster);
384 return ret;
385}
386
d9975b0b
SH
387static int get_cluster_clk_and_freq_table(struct device *cpu_dev,
388 const struct cpumask *cpumask)
e79a23c5
VK
389{
390 u32 cluster = cpu_to_cluster(cpu_dev->id);
391 int i, ret;
392
393 if (atomic_inc_return(&cluster_usage[cluster]) != 1)
394 return 0;
395
396 if (cluster < MAX_CLUSTERS) {
d9975b0b 397 ret = _get_cluster_clk_and_freq_table(cpu_dev, cpumask);
e79a23c5
VK
398 if (ret)
399 atomic_dec(&cluster_usage[cluster]);
400 return ret;
401 }
402
403 /*
404 * Get data for all clusters and fill virtual cluster with a merge of
405 * both
406 */
407 for_each_present_cpu(i) {
408 struct device *cdev = get_cpu_device(i);
409 if (!cdev) {
410 pr_err("%s: failed to get cpu%d device\n", __func__, i);
411 return -ENODEV;
412 }
413
d9975b0b 414 ret = _get_cluster_clk_and_freq_table(cdev, cpumask);
e79a23c5
VK
415 if (ret)
416 goto put_clusters;
417 }
418
419 ret = merge_cluster_tables();
420 if (ret)
421 goto put_clusters;
422
423 /* Assuming 2 cluster, set clk_big_min and clk_little_max */
424 clk_big_min = get_table_min(freq_table[0]);
425 clk_little_max = VIRT_FREQ(1, get_table_max(freq_table[1]));
426
427 pr_debug("%s: cluster: %d, clk_big_min: %d, clk_little_max: %d\n",
428 __func__, cluster, clk_big_min, clk_little_max);
429
430 return 0;
431
432put_clusters:
433 for_each_present_cpu(i) {
434 struct device *cdev = get_cpu_device(i);
435 if (!cdev) {
436 pr_err("%s: failed to get cpu%d device\n", __func__, i);
437 return -ENODEV;
438 }
439
d9975b0b 440 _put_cluster_clk_and_freq_table(cdev, cpumask);
e79a23c5
VK
441 }
442
443 atomic_dec(&cluster_usage[cluster]);
444
445 return ret;
446}
447
8a67f0ef
VK
448/* Per-CPU initialization */
449static int bL_cpufreq_init(struct cpufreq_policy *policy)
450{
451 u32 cur_cluster = cpu_to_cluster(policy->cpu);
452 struct device *cpu_dev;
453 int ret;
454
455 cpu_dev = get_cpu_device(policy->cpu);
456 if (!cpu_dev) {
457 pr_err("%s: failed to get cpu%d device\n", __func__,
458 policy->cpu);
459 return -ENODEV;
460 }
461
e79a23c5 462 if (cur_cluster < MAX_CLUSTERS) {
8f3ba3d3 463 int cpu;
464
e79a23c5
VK
465 cpumask_copy(policy->cpus, topology_core_cpumask(policy->cpu));
466
8f3ba3d3 467 for_each_cpu(cpu, policy->cpus)
468 per_cpu(physical_cluster, cpu) = cur_cluster;
e79a23c5
VK
469 } else {
470 /* Assumption: during init, we are always running on A15 */
471 per_cpu(physical_cluster, policy->cpu) = A15_CLUSTER;
472 }
473
d9975b0b
SH
474 ret = get_cluster_clk_and_freq_table(cpu_dev, policy->cpus);
475 if (ret)
476 return ret;
477
478 ret = cpufreq_table_validate_and_show(policy, freq_table[cur_cluster]);
479 if (ret) {
480 dev_err(cpu_dev, "CPU %d, cluster: %d invalid freq table\n",
481 policy->cpu, cur_cluster);
482 put_cluster_clk_and_freq_table(cpu_dev, policy->cpus);
483 return ret;
484 }
485
768608a5
VK
486 policy->cpuinfo.transition_latency =
487 arm_bL_ops->get_transition_latency(cpu_dev);
8a67f0ef 488
e79a23c5
VK
489 if (is_bL_switching_enabled())
490 per_cpu(cpu_last_req_freq, policy->cpu) = clk_get_cpu_rate(policy->cpu);
8a67f0ef 491
2b80f313 492 dev_info(cpu_dev, "%s: CPU %d initialized\n", __func__, policy->cpu);
8a67f0ef
VK
493 return 0;
494}
495
496static int bL_cpufreq_exit(struct cpufreq_policy *policy)
497{
498 struct device *cpu_dev;
2f7e8a17
PA
499 int cur_cluster = cpu_to_cluster(policy->cpu);
500
501 if (cur_cluster < MAX_CLUSTERS) {
502 cpufreq_cooling_unregister(cdev[cur_cluster]);
503 cdev[cur_cluster] = NULL;
504 }
8a67f0ef
VK
505
506 cpu_dev = get_cpu_device(policy->cpu);
507 if (!cpu_dev) {
508 pr_err("%s: failed to get cpu%d device\n", __func__,
509 policy->cpu);
510 return -ENODEV;
511 }
512
d9975b0b 513 put_cluster_clk_and_freq_table(cpu_dev, policy->related_cpus);
8a67f0ef
VK
514 dev_dbg(cpu_dev, "%s: Exited, cpu: %d\n", __func__, policy->cpu);
515
516 return 0;
517}
518
2f7e8a17
PA
519static void bL_cpufreq_ready(struct cpufreq_policy *policy)
520{
521 struct device *cpu_dev = get_cpu_device(policy->cpu);
522 int cur_cluster = cpu_to_cluster(policy->cpu);
523 struct device_node *np;
524
525 /* Do not register a cpu_cooling device if we are in IKS mode */
526 if (cur_cluster >= MAX_CLUSTERS)
527 return;
528
529 np = of_node_get(cpu_dev->of_node);
530 if (WARN_ON(!np))
531 return;
532
533 if (of_find_property(np, "#cooling-cells", NULL)) {
534 u32 power_coefficient = 0;
535
536 of_property_read_u32(np, "dynamic-power-coefficient",
537 &power_coefficient);
538
539 cdev[cur_cluster] = of_cpufreq_power_cooling_register(np,
4d753aa7 540 policy, power_coefficient, NULL);
2f7e8a17
PA
541 if (IS_ERR(cdev[cur_cluster])) {
542 dev_err(cpu_dev,
543 "running cpufreq without cooling device: %ld\n",
544 PTR_ERR(cdev[cur_cluster]));
545 cdev[cur_cluster] = NULL;
546 }
547 }
548 of_node_put(np);
549}
550
8a67f0ef
VK
551static struct cpufreq_driver bL_cpufreq_driver = {
552 .name = "arm-big-little",
0b981e70 553 .flags = CPUFREQ_STICKY |
ae6b4271
VK
554 CPUFREQ_HAVE_GOVERNOR_PER_POLICY |
555 CPUFREQ_NEED_INITIAL_FREQ_CHECK,
3c75a150 556 .verify = cpufreq_generic_frequency_table_verify,
9c0ebcf7 557 .target_index = bL_cpufreq_set_target,
e79a23c5 558 .get = bL_cpufreq_get_rate,
8a67f0ef
VK
559 .init = bL_cpufreq_init,
560 .exit = bL_cpufreq_exit,
2f7e8a17 561 .ready = bL_cpufreq_ready,
3c75a150 562 .attr = cpufreq_generic_attr,
8a67f0ef
VK
563};
564
14730145 565#ifdef CONFIG_BL_SWITCHER
45cac118
NP
566static int bL_cpufreq_switcher_notifier(struct notifier_block *nfb,
567 unsigned long action, void *_arg)
568{
569 pr_debug("%s: action: %ld\n", __func__, action);
570
571 switch (action) {
572 case BL_NOTIFY_PRE_ENABLE:
573 case BL_NOTIFY_PRE_DISABLE:
574 cpufreq_unregister_driver(&bL_cpufreq_driver);
575 break;
576
577 case BL_NOTIFY_POST_ENABLE:
578 set_switching_enabled(true);
579 cpufreq_register_driver(&bL_cpufreq_driver);
580 break;
581
582 case BL_NOTIFY_POST_DISABLE:
583 set_switching_enabled(false);
584 cpufreq_register_driver(&bL_cpufreq_driver);
585 break;
586
587 default:
588 return NOTIFY_DONE;
589 }
590
591 return NOTIFY_OK;
592}
593
594static struct notifier_block bL_switcher_notifier = {
595 .notifier_call = bL_cpufreq_switcher_notifier,
596};
597
14730145
SH
598static int __bLs_register_notifier(void)
599{
600 return bL_switcher_register_notifier(&bL_switcher_notifier);
601}
602
603static int __bLs_unregister_notifier(void)
604{
605 return bL_switcher_unregister_notifier(&bL_switcher_notifier);
606}
607#else
608static int __bLs_register_notifier(void) { return 0; }
609static int __bLs_unregister_notifier(void) { return 0; }
610#endif
611
8a67f0ef
VK
612int bL_cpufreq_register(struct cpufreq_arm_bL_ops *ops)
613{
e79a23c5 614 int ret, i;
8a67f0ef
VK
615
616 if (arm_bL_ops) {
617 pr_debug("%s: Already registered: %s, exiting\n", __func__,
618 arm_bL_ops->name);
619 return -EBUSY;
620 }
621
768608a5
VK
622 if (!ops || !strlen(ops->name) || !ops->init_opp_table ||
623 !ops->get_transition_latency) {
8a67f0ef
VK
624 pr_err("%s: Invalid arm_bL_ops, exiting\n", __func__);
625 return -ENODEV;
626 }
627
628 arm_bL_ops = ops;
629
14730145 630 set_switching_enabled(bL_switcher_get_enabled());
45cac118 631
e79a23c5
VK
632 for (i = 0; i < MAX_CLUSTERS; i++)
633 mutex_init(&cluster_lock[i]);
634
8a67f0ef
VK
635 ret = cpufreq_register_driver(&bL_cpufreq_driver);
636 if (ret) {
637 pr_info("%s: Failed registering platform driver: %s, err: %d\n",
638 __func__, ops->name, ret);
639 arm_bL_ops = NULL;
640 } else {
14730145 641 ret = __bLs_register_notifier();
45cac118
NP
642 if (ret) {
643 cpufreq_unregister_driver(&bL_cpufreq_driver);
644 arm_bL_ops = NULL;
645 } else {
646 pr_info("%s: Registered platform driver: %s\n",
647 __func__, ops->name);
648 }
8a67f0ef
VK
649 }
650
45cac118 651 bL_switcher_put_enabled();
8a67f0ef
VK
652 return ret;
653}
654EXPORT_SYMBOL_GPL(bL_cpufreq_register);
655
656void bL_cpufreq_unregister(struct cpufreq_arm_bL_ops *ops)
657{
658 if (arm_bL_ops != ops) {
659 pr_err("%s: Registered with: %s, can't unregister, exiting\n",
660 __func__, arm_bL_ops->name);
661 return;
662 }
663
45cac118 664 bL_switcher_get_enabled();
14730145 665 __bLs_unregister_notifier();
8a67f0ef 666 cpufreq_unregister_driver(&bL_cpufreq_driver);
45cac118 667 bL_switcher_put_enabled();
8a67f0ef
VK
668 pr_info("%s: Un-registered platform driver: %s\n", __func__,
669 arm_bL_ops->name);
670 arm_bL_ops = NULL;
671}
672EXPORT_SYMBOL_GPL(bL_cpufreq_unregister);
39c8bbaf
UKK
673
674MODULE_AUTHOR("Viresh Kumar <viresh.kumar@linaro.org>");
675MODULE_DESCRIPTION("Generic ARM big LITTLE cpufreq driver");
676MODULE_LICENSE("GPL v2");