]> git.ipfire.org Git - thirdparty/u-boot.git/blame - drivers/fpga/fpga.c
SPDX: Convert all of our single license tags to Linux Kernel style
[thirdparty/u-boot.git] / drivers / fpga / fpga.c
CommitLineData
83d290c5 1// SPDX-License-Identifier: GPL-2.0+
e2211743
WD
2/*
3 * (C) Copyright 2002
4 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
e2211743
WD
5 */
6
f6555d90 7/* Generic FPGA support */
e2211743
WD
8#include <common.h> /* core U-Boot definitions */
9#include <xilinx.h> /* xilinx specific definitions */
10#include <altera.h> /* altera specific definitions */
3b8ac464 11#include <lattice.h>
e2211743 12
e2211743
WD
13/* Local definitions */
14#ifndef CONFIG_MAX_FPGA_DEVICES
15#define CONFIG_MAX_FPGA_DEVICES 5
16#endif
17
e2211743 18/* Local static data */
e2211743
WD
19static int next_desc = FPGA_INVALID_DEVICE;
20static fpga_desc desc_table[CONFIG_MAX_FPGA_DEVICES];
21
f6555d90
MS
22/*
23 * fpga_no_sup
e2211743
WD
24 * 'no support' message function
25 */
f6555d90 26static void fpga_no_sup(char *fn, char *msg)
e2211743 27{
f6555d90
MS
28 if (fn && msg)
29 printf("%s: No support for %s.\n", fn, msg);
30 else if (msg)
31 printf("No support for %s.\n", msg);
32 else
62a3b7dd 33 printf("No FPGA support!\n");
e2211743
WD
34}
35
36
37/* fpga_get_desc
38 * map a device number to a descriptor
39 */
ebd322de 40const fpga_desc *const fpga_get_desc(int devnum)
e2211743 41{
f6555d90 42 fpga_desc *desc = (fpga_desc *)NULL;
e2211743 43
f6555d90 44 if ((devnum >= 0) && (devnum < next_desc)) {
e2211743 45 desc = &desc_table[devnum];
f6555d90
MS
46 debug("%s: found fpga descriptor #%d @ 0x%p\n",
47 __func__, devnum, desc);
e2211743
WD
48 }
49
50 return desc;
51}
52
f6555d90
MS
53/*
54 * fpga_validate
e2211743
WD
55 * generic parameter checking code
56 */
6631db47
MS
57const fpga_desc *const fpga_validate(int devnum, const void *buf,
58 size_t bsize, char *fn)
e2211743 59{
f6555d90 60 const fpga_desc *desc = fpga_get_desc(devnum);
e2211743 61
f6555d90
MS
62 if (!desc)
63 printf("%s: Invalid device number %d\n", fn, devnum);
e2211743 64
f6555d90
MS
65 if (!buf) {
66 printf("%s: Null buffer.\n", fn);
e2211743
WD
67 return (fpga_desc * const)NULL;
68 }
e2211743
WD
69 return desc;
70}
71
f6555d90
MS
72/*
73 * fpga_dev_info
e2211743
WD
74 * generic multiplexing code
75 */
f6555d90 76static int fpga_dev_info(int devnum)
e2211743 77{
f6555d90
MS
78 int ret_val = FPGA_FAIL; /* assume failure */
79 const fpga_desc * const desc = fpga_get_desc(devnum);
e2211743 80
f6555d90
MS
81 if (desc) {
82 debug("%s: Device Descriptor @ 0x%p\n",
83 __func__, desc->devdesc);
e2211743 84
f6555d90 85 switch (desc->devtype) {
e2211743 86 case fpga_xilinx:
0133502e 87#if defined(CONFIG_FPGA_XILINX)
f6555d90
MS
88 printf("Xilinx Device\nDescriptor @ 0x%p\n", desc);
89 ret_val = xilinx_info(desc->devdesc);
e2211743 90#else
f6555d90 91 fpga_no_sup((char *)__func__, "Xilinx devices");
e2211743
WD
92#endif
93 break;
94 case fpga_altera:
0133502e 95#if defined(CONFIG_FPGA_ALTERA)
f6555d90
MS
96 printf("Altera Device\nDescriptor @ 0x%p\n", desc);
97 ret_val = altera_info(desc->devdesc);
e2211743 98#else
f6555d90 99 fpga_no_sup((char *)__func__, "Altera devices");
e2211743
WD
100#endif
101 break;
3b8ac464 102 case fpga_lattice:
439f6f7e 103#if defined(CONFIG_FPGA_LATTICE)
3b8ac464
SB
104 printf("Lattice Device\nDescriptor @ 0x%p\n", desc);
105 ret_val = lattice_info(desc->devdesc);
439f6f7e 106#else
f6555d90 107 fpga_no_sup((char *)__func__, "Lattice devices");
439f6f7e 108#endif
3b8ac464 109 break;
e2211743 110 default:
f6555d90
MS
111 printf("%s: Invalid or unsupported device type %d\n",
112 __func__, desc->devtype);
e2211743
WD
113 }
114 } else {
f6555d90 115 printf("%s: Invalid device number %d\n", __func__, devnum);
e2211743
WD
116 }
117
118 return ret_val;
119}
120
f6555d90 121/*
905bca6c 122 * fpga_init is usually called from misc_init_r() and MUST be called
e2211743
WD
123 * before any of the other fpga functions are used.
124 */
6385b281 125void fpga_init(void)
e2211743 126{
e2211743 127 next_desc = 0;
f6555d90 128 memset(desc_table, 0, sizeof(desc_table));
e2211743 129
ee976c1b 130 debug("%s\n", __func__);
e2211743
WD
131}
132
f6555d90
MS
133/*
134 * fpga_count
e2211743
WD
135 * Basic interface function to get the current number of devices available.
136 */
f6555d90 137int fpga_count(void)
e2211743
WD
138{
139 return next_desc;
140}
141
f6555d90
MS
142/*
143 * fpga_add
6385b281 144 * Add the device descriptor to the device table.
e2211743 145 */
f6555d90 146int fpga_add(fpga_type devtype, void *desc)
e2211743
WD
147{
148 int devnum = FPGA_INVALID_DEVICE;
149
cda1e3fb
MS
150 if (!desc) {
151 printf("%s: NULL device descriptor\n", __func__);
152 return devnum;
153 }
154
f6555d90
MS
155 if (next_desc < 0) {
156 printf("%s: FPGA support not initialized!\n", __func__);
157 } else if ((devtype > fpga_min_type) && (devtype < fpga_undefined)) {
cda1e3fb
MS
158 if (next_desc < CONFIG_MAX_FPGA_DEVICES) {
159 devnum = next_desc;
160 desc_table[next_desc].devtype = devtype;
161 desc_table[next_desc++].devdesc = desc;
e2211743 162 } else {
cda1e3fb
MS
163 printf("%s: Exceeded Max FPGA device count\n",
164 __func__);
e2211743
WD
165 }
166 } else {
f6555d90 167 printf("%s: Unsupported FPGA type %d\n", __func__, devtype);
e2211743
WD
168 }
169
170 return devnum;
171}
172
8b93a92f
GS
173/*
174 * Return 1 if the fpga data is partial.
175 * This is only required for fpga drivers that support bitstream_type.
176 */
177int __weak fpga_is_partial_data(int devnum, size_t img_len)
178{
179 return 0;
180}
181
52c20644
MS
182/*
183 * Convert bitstream data and load into the fpga
184 */
7a78bd26
MS
185int __weak fpga_loadbitstream(int devnum, char *fpgadata, size_t size,
186 bitstream_type bstype)
52c20644
MS
187{
188 printf("Bitstream support not implemented for this FPGA device\n");
189 return FPGA_FAIL;
190}
191
1a897668
SDPP
192#if defined(CONFIG_CMD_FPGA_LOADFS)
193int fpga_fsload(int devnum, const void *buf, size_t size,
194 fpga_fs_info *fpga_fsinfo)
195{
196 int ret_val = FPGA_FAIL; /* assume failure */
197 const fpga_desc *desc = fpga_validate(devnum, buf, size,
198 (char *)__func__);
199
200 if (desc) {
201 switch (desc->devtype) {
202 case fpga_xilinx:
203#if defined(CONFIG_FPGA_XILINX)
204 ret_val = xilinx_loadfs(desc->devdesc, buf, size,
205 fpga_fsinfo);
206#else
207 fpga_no_sup((char *)__func__, "Xilinx devices");
208#endif
209 break;
210 default:
211 printf("%s: Invalid or unsupported device type %d\n",
212 __func__, desc->devtype);
213 }
214 }
215
216 return ret_val;
217}
218#endif
219
e2211743 220/*
f6555d90 221 * Generic multiplexing code
e2211743 222 */
7a78bd26 223int fpga_load(int devnum, const void *buf, size_t bsize, bitstream_type bstype)
e2211743
WD
224{
225 int ret_val = FPGA_FAIL; /* assume failure */
f6555d90
MS
226 const fpga_desc *desc = fpga_validate(devnum, buf, bsize,
227 (char *)__func__);
e2211743 228
f6555d90
MS
229 if (desc) {
230 switch (desc->devtype) {
e2211743 231 case fpga_xilinx:
0133502e 232#if defined(CONFIG_FPGA_XILINX)
7a78bd26
MS
233 ret_val = xilinx_load(desc->devdesc, buf, bsize,
234 bstype);
e2211743 235#else
f6555d90 236 fpga_no_sup((char *)__func__, "Xilinx devices");
e2211743
WD
237#endif
238 break;
239 case fpga_altera:
0133502e 240#if defined(CONFIG_FPGA_ALTERA)
f6555d90 241 ret_val = altera_load(desc->devdesc, buf, bsize);
e2211743 242#else
f6555d90 243 fpga_no_sup((char *)__func__, "Altera devices");
e2211743
WD
244#endif
245 break;
3b8ac464 246 case fpga_lattice:
439f6f7e 247#if defined(CONFIG_FPGA_LATTICE)
3b8ac464 248 ret_val = lattice_load(desc->devdesc, buf, bsize);
439f6f7e 249#else
f6555d90 250 fpga_no_sup((char *)__func__, "Lattice devices");
439f6f7e 251#endif
3b8ac464 252 break;
e2211743 253 default:
f6555d90
MS
254 printf("%s: Invalid or unsupported device type %d\n",
255 __func__, desc->devtype);
e2211743
WD
256 }
257 }
258
259 return ret_val;
260}
261
f6555d90
MS
262/*
263 * fpga_dump
e2211743
WD
264 * generic multiplexing code
265 */
e6a857da 266int fpga_dump(int devnum, const void *buf, size_t bsize)
e2211743
WD
267{
268 int ret_val = FPGA_FAIL; /* assume failure */
f6555d90
MS
269 const fpga_desc *desc = fpga_validate(devnum, buf, bsize,
270 (char *)__func__);
e2211743 271
f6555d90
MS
272 if (desc) {
273 switch (desc->devtype) {
e2211743 274 case fpga_xilinx:
0133502e 275#if defined(CONFIG_FPGA_XILINX)
f6555d90 276 ret_val = xilinx_dump(desc->devdesc, buf, bsize);
e2211743 277#else
f6555d90 278 fpga_no_sup((char *)__func__, "Xilinx devices");
e2211743
WD
279#endif
280 break;
281 case fpga_altera:
0133502e 282#if defined(CONFIG_FPGA_ALTERA)
f6555d90 283 ret_val = altera_dump(desc->devdesc, buf, bsize);
e2211743 284#else
f6555d90 285 fpga_no_sup((char *)__func__, "Altera devices");
e2211743
WD
286#endif
287 break;
3b8ac464 288 case fpga_lattice:
439f6f7e 289#if defined(CONFIG_FPGA_LATTICE)
3b8ac464 290 ret_val = lattice_dump(desc->devdesc, buf, bsize);
439f6f7e 291#else
f6555d90 292 fpga_no_sup((char *)__func__, "Lattice devices");
439f6f7e 293#endif
3b8ac464 294 break;
e2211743 295 default:
f6555d90
MS
296 printf("%s: Invalid or unsupported device type %d\n",
297 __func__, desc->devtype);
e2211743
WD
298 }
299 }
300
301 return ret_val;
302}
303
f6555d90
MS
304/*
305 * fpga_info
e2211743
WD
306 * front end to fpga_dev_info. If devnum is invalid, report on all
307 * available devices.
308 */
f6555d90 309int fpga_info(int devnum)
e2211743 310{
f6555d90
MS
311 if (devnum == FPGA_INVALID_DEVICE) {
312 if (next_desc > 0) {
e2211743
WD
313 int dev;
314
f6555d90
MS
315 for (dev = 0; dev < next_desc; dev++)
316 fpga_dev_info(dev);
317
e2211743
WD
318 return FPGA_SUCCESS;
319 } else {
f6555d90 320 printf("%s: No FPGA devices available.\n", __func__);
e2211743
WD
321 return FPGA_FAIL;
322 }
323 }
e2211743 324
f6555d90
MS
325 return fpga_dev_info(devnum);
326}