]> git.ipfire.org Git - thirdparty/linux.git/blame - drivers/gpio/gpio-ge.c
gpio: ge: Fix build warning
[thirdparty/linux.git] / drivers / gpio / gpio-ge.c
CommitLineData
965dc5fc 1/*
948e78c3 2 * Driver for GE FPGA based GPIO
965dc5fc 3 *
948e78c3 4 * Author: Martyn Welch <martyn.welch@ge.com>
965dc5fc 5 *
948e78c3 6 * 2008 (c) GE Intelligent Platforms Embedded Systems, Inc.
965dc5fc
MW
7 *
8 * This file is licensed under the terms of the GNU General Public License
9 * version 2. This program is licensed "as is" without any warranty of any
10 * kind, whether express or implied.
11 */
12
13/* TODO
14 *
15 * Configuration of output modes (totem-pole/open-drain)
16 * Interrupt configuration - interrupts are always generated the FPGA relies on
6518bb69 17 * the I/O interrupt controllers mask to stop them propergating
965dc5fc
MW
18 */
19
20#include <linux/kernel.h>
965dc5fc 21#include <linux/io.h>
a0b66e3f 22#include <linux/slab.h>
965dc5fc 23#include <linux/of_device.h>
866010fb 24#include <linux/of_address.h>
7dfe293c 25#include <linux/module.h>
0f4630f3 26#include <linux/gpio/driver.h>
965dc5fc
MW
27
28#define GEF_GPIO_DIRECT 0x00
29#define GEF_GPIO_IN 0x04
30#define GEF_GPIO_OUT 0x08
31#define GEF_GPIO_TRIG 0x0C
32#define GEF_GPIO_POLAR_A 0x10
33#define GEF_GPIO_POLAR_B 0x14
34#define GEF_GPIO_INT_STAT 0x18
35#define GEF_GPIO_OVERRUN 0x1C
36#define GEF_GPIO_MODE 0x20
37
9dacc6de
AS
38static const struct of_device_id gef_gpio_ids[] = {
39 {
40 .compatible = "gef,sbc610-gpio",
41 .data = (void *)19,
42 }, {
43 .compatible = "gef,sbc310-gpio",
44 .data = (void *)6,
45 }, {
46 .compatible = "ge,imp3a-gpio",
47 .data = (void *)16,
48 },
49 { }
50};
51MODULE_DEVICE_TABLE(of, gef_gpio_ids);
965dc5fc 52
9dacc6de 53static int __init gef_gpio_probe(struct platform_device *pdev)
965dc5fc 54{
0f4630f3 55 struct gpio_chip *gc;
866010fb
KP
56 void __iomem *regs;
57 int ret;
9dacc6de 58
0f4630f3
LW
59 gc = devm_kzalloc(&pdev->dev, sizeof(*gc), GFP_KERNEL);
60 if (!gc)
9dacc6de
AS
61 return -ENOMEM;
62
866010fb
KP
63 regs = of_iomap(pdev->dev.of_node, 0);
64 if (!regs)
65 return -ENOMEM;
66
0f4630f3 67 ret = bgpio_init(gc, &pdev->dev, 4, regs + GEF_GPIO_IN,
866010fb
KP
68 regs + GEF_GPIO_OUT, NULL, NULL,
69 regs + GEF_GPIO_DIRECT, BGPIOF_BIG_ENDIAN_BYTE_ORDER);
70 if (ret) {
71 dev_err(&pdev->dev, "bgpio_init failed\n");
72 goto err0;
73 }
74
9dacc6de 75 /* Setup pointers to chip functions */
7eb6ce2f 76 gc->label = devm_kasprintf(&pdev->dev, GFP_KERNEL, "%pOF", pdev->dev.of_node);
0f4630f3 77 if (!gc->label) {
74b18de9 78 ret = -ENOMEM;
866010fb 79 goto err0;
74b18de9 80 }
866010fb 81
0f4630f3 82 gc->base = -1;
668f0657 83 gc->ngpio = (u16)(uintptr_t)of_device_get_match_data(&pdev->dev);
0f4630f3
LW
84 gc->of_gpio_n_cells = 2;
85 gc->of_node = pdev->dev.of_node;
9dacc6de
AS
86
87 /* This function adds a memory mapped GPIO chip */
ad2261ca 88 ret = devm_gpiochip_add_data(&pdev->dev, gc, NULL);
866010fb 89 if (ret)
74b18de9 90 goto err0;
866010fb
KP
91
92 return 0;
866010fb
KP
93err0:
94 iounmap(regs);
7eb6ce2f 95 pr_err("%pOF: GPIO chip registration failed\n", pdev->dev.of_node);
866010fb 96 return ret;
9dacc6de 97};
e041013a 98
9dacc6de
AS
99static struct platform_driver gef_gpio_driver = {
100 .driver = {
101 .name = "gef-gpio",
9dacc6de
AS
102 .of_match_table = gef_gpio_ids,
103 },
965dc5fc 104};
9dacc6de 105module_platform_driver_probe(gef_gpio_driver, gef_gpio_probe);
965dc5fc 106
948e78c3
MW
107MODULE_DESCRIPTION("GE I/O FPGA GPIO driver");
108MODULE_AUTHOR("Martyn Welch <martyn.welch@ge.com");
965dc5fc 109MODULE_LICENSE("GPL");