]>
Commit | Line | Data |
---|---|---|
9c92ab61 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
3c92db9a EG |
2 | /* |
3 | * arch/arm/mach-tegra/gpio.c | |
4 | * | |
5 | * Copyright (c) 2010 Google, Inc | |
11da9054 | 6 | * Copyright (c) 2011-2016, NVIDIA CORPORATION. All rights reserved. |
3c92db9a EG |
7 | * |
8 | * Author: | |
9 | * Erik Gilling <konkers@google.com> | |
3c92db9a EG |
10 | */ |
11 | ||
641d0342 | 12 | #include <linux/err.h> |
3c92db9a EG |
13 | #include <linux/init.h> |
14 | #include <linux/irq.h> | |
2e47b8b3 | 15 | #include <linux/interrupt.h> |
3c92db9a | 16 | #include <linux/io.h> |
21041dab | 17 | #include <linux/gpio/driver.h> |
5c1e2c9d | 18 | #include <linux/of_device.h> |
88d8951e SW |
19 | #include <linux/platform_device.h> |
20 | #include <linux/module.h> | |
6f74dc9b | 21 | #include <linux/irqdomain.h> |
de88cbb7 | 22 | #include <linux/irqchip/chained_irq.h> |
3e215d0a | 23 | #include <linux/pinctrl/consumer.h> |
8939ddc7 | 24 | #include <linux/pm.h> |
3c92db9a | 25 | |
3c92db9a EG |
26 | #define GPIO_BANK(x) ((x) >> 5) |
27 | #define GPIO_PORT(x) (((x) >> 3) & 0x3) | |
28 | #define GPIO_BIT(x) ((x) & 0x7) | |
29 | ||
b546be0d | 30 | #define GPIO_REG(tgi, x) (GPIO_BANK(x) * tgi->soc->bank_stride + \ |
5c1e2c9d | 31 | GPIO_PORT(x) * 4) |
3c92db9a | 32 | |
b546be0d LD |
33 | #define GPIO_CNF(t, x) (GPIO_REG(t, x) + 0x00) |
34 | #define GPIO_OE(t, x) (GPIO_REG(t, x) + 0x10) | |
35 | #define GPIO_OUT(t, x) (GPIO_REG(t, x) + 0X20) | |
36 | #define GPIO_IN(t, x) (GPIO_REG(t, x) + 0x30) | |
37 | #define GPIO_INT_STA(t, x) (GPIO_REG(t, x) + 0x40) | |
38 | #define GPIO_INT_ENB(t, x) (GPIO_REG(t, x) + 0x50) | |
39 | #define GPIO_INT_LVL(t, x) (GPIO_REG(t, x) + 0x60) | |
40 | #define GPIO_INT_CLR(t, x) (GPIO_REG(t, x) + 0x70) | |
3737de42 LD |
41 | #define GPIO_DBC_CNT(t, x) (GPIO_REG(t, x) + 0xF0) |
42 | ||
b546be0d LD |
43 | |
44 | #define GPIO_MSK_CNF(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0x00) | |
45 | #define GPIO_MSK_OE(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0x10) | |
46 | #define GPIO_MSK_OUT(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0X20) | |
3737de42 | 47 | #define GPIO_MSK_DBC_EN(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0x30) |
b546be0d LD |
48 | #define GPIO_MSK_INT_STA(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0x40) |
49 | #define GPIO_MSK_INT_ENB(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0x50) | |
50 | #define GPIO_MSK_INT_LVL(t, x) (GPIO_REG(t, x) + t->soc->upper_offset + 0x60) | |
3c92db9a EG |
51 | |
52 | #define GPIO_INT_LVL_MASK 0x010101 | |
53 | #define GPIO_INT_LVL_EDGE_RISING 0x000101 | |
54 | #define GPIO_INT_LVL_EDGE_FALLING 0x000100 | |
55 | #define GPIO_INT_LVL_EDGE_BOTH 0x010100 | |
56 | #define GPIO_INT_LVL_LEVEL_HIGH 0x000001 | |
57 | #define GPIO_INT_LVL_LEVEL_LOW 0x000000 | |
58 | ||
b546be0d LD |
59 | struct tegra_gpio_info; |
60 | ||
3c92db9a | 61 | struct tegra_gpio_bank { |
539b7a39 TR |
62 | unsigned int bank; |
63 | unsigned int irq; | |
3c92db9a | 64 | spinlock_t lvl_lock[4]; |
3737de42 | 65 | spinlock_t dbc_lock[4]; /* Lock for updating debounce count register */ |
8939ddc7 | 66 | #ifdef CONFIG_PM_SLEEP |
2e47b8b3 CC |
67 | u32 cnf[4]; |
68 | u32 out[4]; | |
69 | u32 oe[4]; | |
70 | u32 int_enb[4]; | |
71 | u32 int_lvl[4]; | |
203f31cb | 72 | u32 wake_enb[4]; |
3737de42 | 73 | u32 dbc_enb[4]; |
2e47b8b3 | 74 | #endif |
3737de42 | 75 | u32 dbc_cnt[4]; |
b546be0d | 76 | struct tegra_gpio_info *tgi; |
3c92db9a EG |
77 | }; |
78 | ||
171b92c8 | 79 | struct tegra_gpio_soc_config { |
3737de42 | 80 | bool debounce_supported; |
171b92c8 LD |
81 | u32 bank_stride; |
82 | u32 upper_offset; | |
83 | }; | |
84 | ||
b546be0d LD |
85 | struct tegra_gpio_info { |
86 | struct device *dev; | |
87 | void __iomem *regs; | |
88 | struct irq_domain *irq_domain; | |
89 | struct tegra_gpio_bank *bank_info; | |
90 | const struct tegra_gpio_soc_config *soc; | |
91 | struct gpio_chip gc; | |
92 | struct irq_chip ic; | |
b546be0d LD |
93 | u32 bank_count; |
94 | }; | |
88d8951e | 95 | |
b546be0d LD |
96 | static inline void tegra_gpio_writel(struct tegra_gpio_info *tgi, |
97 | u32 val, u32 reg) | |
88d8951e | 98 | { |
fc782e47 | 99 | writel_relaxed(val, tgi->regs + reg); |
88d8951e SW |
100 | } |
101 | ||
b546be0d | 102 | static inline u32 tegra_gpio_readl(struct tegra_gpio_info *tgi, u32 reg) |
88d8951e | 103 | { |
fc782e47 | 104 | return readl_relaxed(tgi->regs + reg); |
88d8951e | 105 | } |
3c92db9a | 106 | |
539b7a39 TR |
107 | static unsigned int tegra_gpio_compose(unsigned int bank, unsigned int port, |
108 | unsigned int bit) | |
3c92db9a EG |
109 | { |
110 | return (bank << 5) | ((port & 0x3) << 3) | (bit & 0x7); | |
111 | } | |
112 | ||
b546be0d | 113 | static void tegra_gpio_mask_write(struct tegra_gpio_info *tgi, u32 reg, |
539b7a39 | 114 | unsigned int gpio, u32 value) |
3c92db9a EG |
115 | { |
116 | u32 val; | |
117 | ||
118 | val = 0x100 << GPIO_BIT(gpio); | |
119 | if (value) | |
120 | val |= 1 << GPIO_BIT(gpio); | |
b546be0d | 121 | tegra_gpio_writel(tgi, val, reg); |
3c92db9a EG |
122 | } |
123 | ||
539b7a39 | 124 | static void tegra_gpio_enable(struct tegra_gpio_info *tgi, unsigned int gpio) |
3c92db9a | 125 | { |
b546be0d | 126 | tegra_gpio_mask_write(tgi, GPIO_MSK_CNF(tgi, gpio), gpio, 1); |
3c92db9a EG |
127 | } |
128 | ||
539b7a39 | 129 | static void tegra_gpio_disable(struct tegra_gpio_info *tgi, unsigned int gpio) |
3c92db9a | 130 | { |
b546be0d | 131 | tegra_gpio_mask_write(tgi, GPIO_MSK_CNF(tgi, gpio), gpio, 0); |
3c92db9a EG |
132 | } |
133 | ||
4bc17860 | 134 | static int tegra_gpio_request(struct gpio_chip *chip, unsigned int offset) |
3e215d0a | 135 | { |
11da9054 | 136 | return pinctrl_gpio_request(chip->base + offset); |
3e215d0a SW |
137 | } |
138 | ||
4bc17860 | 139 | static void tegra_gpio_free(struct gpio_chip *chip, unsigned int offset) |
3e215d0a | 140 | { |
b546be0d LD |
141 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); |
142 | ||
11da9054 | 143 | pinctrl_gpio_free(chip->base + offset); |
b546be0d | 144 | tegra_gpio_disable(tgi, offset); |
3e215d0a SW |
145 | } |
146 | ||
4bc17860 TR |
147 | static void tegra_gpio_set(struct gpio_chip *chip, unsigned int offset, |
148 | int value) | |
3c92db9a | 149 | { |
b546be0d LD |
150 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); |
151 | ||
152 | tegra_gpio_mask_write(tgi, GPIO_MSK_OUT(tgi, offset), offset, value); | |
3c92db9a EG |
153 | } |
154 | ||
4bc17860 | 155 | static int tegra_gpio_get(struct gpio_chip *chip, unsigned int offset) |
3c92db9a | 156 | { |
b546be0d | 157 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); |
539b7a39 | 158 | unsigned int bval = BIT(GPIO_BIT(offset)); |
b546be0d | 159 | |
195812e4 | 160 | /* If gpio is in output mode then read from the out value */ |
b546be0d LD |
161 | if (tegra_gpio_readl(tgi, GPIO_OE(tgi, offset)) & bval) |
162 | return !!(tegra_gpio_readl(tgi, GPIO_OUT(tgi, offset)) & bval); | |
195812e4 | 163 | |
b546be0d | 164 | return !!(tegra_gpio_readl(tgi, GPIO_IN(tgi, offset)) & bval); |
3c92db9a EG |
165 | } |
166 | ||
4bc17860 TR |
167 | static int tegra_gpio_direction_input(struct gpio_chip *chip, |
168 | unsigned int offset) | |
3c92db9a | 169 | { |
b546be0d | 170 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); |
11da9054 | 171 | int ret; |
b546be0d LD |
172 | |
173 | tegra_gpio_mask_write(tgi, GPIO_MSK_OE(tgi, offset), offset, 0); | |
174 | tegra_gpio_enable(tgi, offset); | |
11da9054 LW |
175 | |
176 | ret = pinctrl_gpio_direction_input(chip->base + offset); | |
177 | if (ret < 0) | |
178 | dev_err(tgi->dev, | |
179 | "Failed to set pinctrl input direction of GPIO %d: %d", | |
180 | chip->base + offset, ret); | |
181 | ||
182 | return ret; | |
3c92db9a EG |
183 | } |
184 | ||
4bc17860 TR |
185 | static int tegra_gpio_direction_output(struct gpio_chip *chip, |
186 | unsigned int offset, | |
187 | int value) | |
3c92db9a | 188 | { |
b546be0d | 189 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); |
11da9054 | 190 | int ret; |
b546be0d | 191 | |
3c92db9a | 192 | tegra_gpio_set(chip, offset, value); |
b546be0d LD |
193 | tegra_gpio_mask_write(tgi, GPIO_MSK_OE(tgi, offset), offset, 1); |
194 | tegra_gpio_enable(tgi, offset); | |
11da9054 LW |
195 | |
196 | ret = pinctrl_gpio_direction_output(chip->base + offset); | |
197 | if (ret < 0) | |
198 | dev_err(tgi->dev, | |
199 | "Failed to set pinctrl output direction of GPIO %d: %d", | |
200 | chip->base + offset, ret); | |
201 | ||
202 | return ret; | |
3c92db9a EG |
203 | } |
204 | ||
4bc17860 TR |
205 | static int tegra_gpio_get_direction(struct gpio_chip *chip, |
206 | unsigned int offset) | |
f002d07c LD |
207 | { |
208 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); | |
209 | u32 pin_mask = BIT(GPIO_BIT(offset)); | |
210 | u32 cnf, oe; | |
211 | ||
212 | cnf = tegra_gpio_readl(tgi, GPIO_CNF(tgi, offset)); | |
213 | if (!(cnf & pin_mask)) | |
214 | return -EINVAL; | |
215 | ||
216 | oe = tegra_gpio_readl(tgi, GPIO_OE(tgi, offset)); | |
217 | ||
e42615ec MV |
218 | if (oe & pin_mask) |
219 | return GPIO_LINE_DIRECTION_OUT; | |
220 | ||
221 | return GPIO_LINE_DIRECTION_IN; | |
f002d07c LD |
222 | } |
223 | ||
3737de42 LD |
224 | static int tegra_gpio_set_debounce(struct gpio_chip *chip, unsigned int offset, |
225 | unsigned int debounce) | |
226 | { | |
227 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); | |
228 | struct tegra_gpio_bank *bank = &tgi->bank_info[GPIO_BANK(offset)]; | |
229 | unsigned int debounce_ms = DIV_ROUND_UP(debounce, 1000); | |
230 | unsigned long flags; | |
539b7a39 | 231 | unsigned int port; |
3737de42 LD |
232 | |
233 | if (!debounce_ms) { | |
234 | tegra_gpio_mask_write(tgi, GPIO_MSK_DBC_EN(tgi, offset), | |
235 | offset, 0); | |
236 | return 0; | |
237 | } | |
238 | ||
239 | debounce_ms = min(debounce_ms, 255U); | |
240 | port = GPIO_PORT(offset); | |
241 | ||
242 | /* There is only one debounce count register per port and hence | |
243 | * set the maximum of current and requested debounce time. | |
244 | */ | |
245 | spin_lock_irqsave(&bank->dbc_lock[port], flags); | |
246 | if (bank->dbc_cnt[port] < debounce_ms) { | |
247 | tegra_gpio_writel(tgi, debounce_ms, GPIO_DBC_CNT(tgi, offset)); | |
248 | bank->dbc_cnt[port] = debounce_ms; | |
249 | } | |
250 | spin_unlock_irqrestore(&bank->dbc_lock[port], flags); | |
251 | ||
252 | tegra_gpio_mask_write(tgi, GPIO_MSK_DBC_EN(tgi, offset), offset, 1); | |
253 | ||
254 | return 0; | |
255 | } | |
256 | ||
2956b5d9 MW |
257 | static int tegra_gpio_set_config(struct gpio_chip *chip, unsigned int offset, |
258 | unsigned long config) | |
259 | { | |
260 | u32 debounce; | |
261 | ||
262 | if (pinconf_to_config_param(config) != PIN_CONFIG_INPUT_DEBOUNCE) | |
263 | return -ENOTSUPP; | |
264 | ||
265 | debounce = pinconf_to_config_argument(config); | |
266 | return tegra_gpio_set_debounce(chip, offset, debounce); | |
267 | } | |
268 | ||
4bc17860 | 269 | static int tegra_gpio_to_irq(struct gpio_chip *chip, unsigned int offset) |
438a99c0 | 270 | { |
b546be0d | 271 | struct tegra_gpio_info *tgi = gpiochip_get_data(chip); |
3c92db9a | 272 | |
b546be0d LD |
273 | return irq_find_mapping(tgi->irq_domain, offset); |
274 | } | |
3c92db9a | 275 | |
37337a8d | 276 | static void tegra_gpio_irq_ack(struct irq_data *d) |
3c92db9a | 277 | { |
b546be0d LD |
278 | struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d); |
279 | struct tegra_gpio_info *tgi = bank->tgi; | |
539b7a39 | 280 | unsigned int gpio = d->hwirq; |
3c92db9a | 281 | |
b546be0d | 282 | tegra_gpio_writel(tgi, 1 << GPIO_BIT(gpio), GPIO_INT_CLR(tgi, gpio)); |
3c92db9a EG |
283 | } |
284 | ||
37337a8d | 285 | static void tegra_gpio_irq_mask(struct irq_data *d) |
3c92db9a | 286 | { |
b546be0d LD |
287 | struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d); |
288 | struct tegra_gpio_info *tgi = bank->tgi; | |
539b7a39 | 289 | unsigned int gpio = d->hwirq; |
3c92db9a | 290 | |
b546be0d | 291 | tegra_gpio_mask_write(tgi, GPIO_MSK_INT_ENB(tgi, gpio), gpio, 0); |
3c92db9a EG |
292 | } |
293 | ||
37337a8d | 294 | static void tegra_gpio_irq_unmask(struct irq_data *d) |
3c92db9a | 295 | { |
b546be0d LD |
296 | struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d); |
297 | struct tegra_gpio_info *tgi = bank->tgi; | |
539b7a39 | 298 | unsigned int gpio = d->hwirq; |
3c92db9a | 299 | |
b546be0d | 300 | tegra_gpio_mask_write(tgi, GPIO_MSK_INT_ENB(tgi, gpio), gpio, 1); |
3c92db9a EG |
301 | } |
302 | ||
37337a8d | 303 | static int tegra_gpio_irq_set_type(struct irq_data *d, unsigned int type) |
3c92db9a | 304 | { |
539b7a39 | 305 | unsigned int gpio = d->hwirq, port = GPIO_PORT(gpio), lvl_type; |
37337a8d | 306 | struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d); |
b546be0d | 307 | struct tegra_gpio_info *tgi = bank->tgi; |
3c92db9a | 308 | unsigned long flags; |
539b7a39 | 309 | u32 val; |
df231f28 | 310 | int ret; |
3c92db9a EG |
311 | |
312 | switch (type & IRQ_TYPE_SENSE_MASK) { | |
313 | case IRQ_TYPE_EDGE_RISING: | |
314 | lvl_type = GPIO_INT_LVL_EDGE_RISING; | |
315 | break; | |
316 | ||
317 | case IRQ_TYPE_EDGE_FALLING: | |
318 | lvl_type = GPIO_INT_LVL_EDGE_FALLING; | |
319 | break; | |
320 | ||
321 | case IRQ_TYPE_EDGE_BOTH: | |
322 | lvl_type = GPIO_INT_LVL_EDGE_BOTH; | |
323 | break; | |
324 | ||
325 | case IRQ_TYPE_LEVEL_HIGH: | |
326 | lvl_type = GPIO_INT_LVL_LEVEL_HIGH; | |
327 | break; | |
328 | ||
329 | case IRQ_TYPE_LEVEL_LOW: | |
330 | lvl_type = GPIO_INT_LVL_LEVEL_LOW; | |
331 | break; | |
332 | ||
333 | default: | |
334 | return -EINVAL; | |
335 | } | |
336 | ||
337 | spin_lock_irqsave(&bank->lvl_lock[port], flags); | |
338 | ||
b546be0d | 339 | val = tegra_gpio_readl(tgi, GPIO_INT_LVL(tgi, gpio)); |
3c92db9a EG |
340 | val &= ~(GPIO_INT_LVL_MASK << GPIO_BIT(gpio)); |
341 | val |= lvl_type << GPIO_BIT(gpio); | |
b546be0d | 342 | tegra_gpio_writel(tgi, val, GPIO_INT_LVL(tgi, gpio)); |
3c92db9a EG |
343 | |
344 | spin_unlock_irqrestore(&bank->lvl_lock[port], flags); | |
345 | ||
b546be0d LD |
346 | tegra_gpio_mask_write(tgi, GPIO_MSK_OE(tgi, gpio), gpio, 0); |
347 | tegra_gpio_enable(tgi, gpio); | |
d941136f | 348 | |
f78709a5 DO |
349 | ret = gpiochip_lock_as_irq(&tgi->gc, gpio); |
350 | if (ret) { | |
351 | dev_err(tgi->dev, | |
352 | "unable to lock Tegra GPIO %u as IRQ\n", gpio); | |
353 | tegra_gpio_disable(tgi, gpio); | |
354 | return ret; | |
355 | } | |
356 | ||
3c92db9a | 357 | if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH)) |
f170d71e | 358 | irq_set_handler_locked(d, handle_level_irq); |
3c92db9a | 359 | else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)) |
f170d71e | 360 | irq_set_handler_locked(d, handle_edge_irq); |
3c92db9a EG |
361 | |
362 | return 0; | |
363 | } | |
364 | ||
df231f28 SW |
365 | static void tegra_gpio_irq_shutdown(struct irq_data *d) |
366 | { | |
b546be0d LD |
367 | struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d); |
368 | struct tegra_gpio_info *tgi = bank->tgi; | |
539b7a39 | 369 | unsigned int gpio = d->hwirq; |
df231f28 | 370 | |
0cf253ee | 371 | tegra_gpio_irq_mask(d); |
b546be0d | 372 | gpiochip_unlock_as_irq(&tgi->gc, gpio); |
df231f28 SW |
373 | } |
374 | ||
bd0b9ac4 | 375 | static void tegra_gpio_irq_handler(struct irq_desc *desc) |
3c92db9a | 376 | { |
539b7a39 | 377 | unsigned int port, pin, gpio; |
9e9509e3 | 378 | bool unmasked = false; |
b546be0d LD |
379 | u32 lvl; |
380 | unsigned long sta; | |
98022940 | 381 | struct irq_chip *chip = irq_desc_get_chip(desc); |
476f8b4c | 382 | struct tegra_gpio_bank *bank = irq_desc_get_handler_data(desc); |
b546be0d | 383 | struct tegra_gpio_info *tgi = bank->tgi; |
3c92db9a | 384 | |
98022940 | 385 | chained_irq_enter(chip, desc); |
3c92db9a | 386 | |
3c92db9a | 387 | for (port = 0; port < 4; port++) { |
b546be0d LD |
388 | gpio = tegra_gpio_compose(bank->bank, port, 0); |
389 | sta = tegra_gpio_readl(tgi, GPIO_INT_STA(tgi, gpio)) & | |
390 | tegra_gpio_readl(tgi, GPIO_INT_ENB(tgi, gpio)); | |
391 | lvl = tegra_gpio_readl(tgi, GPIO_INT_LVL(tgi, gpio)); | |
3c92db9a EG |
392 | |
393 | for_each_set_bit(pin, &sta, 8) { | |
b546be0d LD |
394 | tegra_gpio_writel(tgi, 1 << pin, |
395 | GPIO_INT_CLR(tgi, gpio)); | |
3c92db9a EG |
396 | |
397 | /* if gpio is edge triggered, clear condition | |
20a8a968 | 398 | * before executing the handler so that we don't |
3c92db9a EG |
399 | * miss edges |
400 | */ | |
9e9509e3 MM |
401 | if (!unmasked && lvl & (0x100 << pin)) { |
402 | unmasked = true; | |
98022940 | 403 | chained_irq_exit(chip, desc); |
3c92db9a EG |
404 | } |
405 | ||
c0debb3d GS |
406 | generic_handle_irq(irq_find_mapping(tgi->irq_domain, |
407 | gpio + pin)); | |
3c92db9a EG |
408 | } |
409 | } | |
410 | ||
411 | if (!unmasked) | |
98022940 | 412 | chained_irq_exit(chip, desc); |
3c92db9a EG |
413 | |
414 | } | |
415 | ||
8939ddc7 LD |
416 | #ifdef CONFIG_PM_SLEEP |
417 | static int tegra_gpio_resume(struct device *dev) | |
2e47b8b3 | 418 | { |
7ddb7dce | 419 | struct tegra_gpio_info *tgi = dev_get_drvdata(dev); |
539b7a39 | 420 | unsigned int b, p; |
2e47b8b3 | 421 | |
b546be0d LD |
422 | for (b = 0; b < tgi->bank_count; b++) { |
423 | struct tegra_gpio_bank *bank = &tgi->bank_info[b]; | |
2e47b8b3 CC |
424 | |
425 | for (p = 0; p < ARRAY_SIZE(bank->oe); p++) { | |
4bc17860 TR |
426 | unsigned int gpio = (b << 5) | (p << 3); |
427 | ||
b546be0d LD |
428 | tegra_gpio_writel(tgi, bank->cnf[p], |
429 | GPIO_CNF(tgi, gpio)); | |
3737de42 LD |
430 | |
431 | if (tgi->soc->debounce_supported) { | |
432 | tegra_gpio_writel(tgi, bank->dbc_cnt[p], | |
433 | GPIO_DBC_CNT(tgi, gpio)); | |
434 | tegra_gpio_writel(tgi, bank->dbc_enb[p], | |
435 | GPIO_MSK_DBC_EN(tgi, gpio)); | |
436 | } | |
437 | ||
b546be0d LD |
438 | tegra_gpio_writel(tgi, bank->out[p], |
439 | GPIO_OUT(tgi, gpio)); | |
440 | tegra_gpio_writel(tgi, bank->oe[p], | |
441 | GPIO_OE(tgi, gpio)); | |
442 | tegra_gpio_writel(tgi, bank->int_lvl[p], | |
443 | GPIO_INT_LVL(tgi, gpio)); | |
444 | tegra_gpio_writel(tgi, bank->int_enb[p], | |
445 | GPIO_INT_ENB(tgi, gpio)); | |
2e47b8b3 CC |
446 | } |
447 | } | |
448 | ||
8939ddc7 | 449 | return 0; |
2e47b8b3 CC |
450 | } |
451 | ||
8939ddc7 | 452 | static int tegra_gpio_suspend(struct device *dev) |
2e47b8b3 | 453 | { |
7ddb7dce | 454 | struct tegra_gpio_info *tgi = dev_get_drvdata(dev); |
539b7a39 | 455 | unsigned int b, p; |
2e47b8b3 | 456 | |
b546be0d LD |
457 | for (b = 0; b < tgi->bank_count; b++) { |
458 | struct tegra_gpio_bank *bank = &tgi->bank_info[b]; | |
2e47b8b3 CC |
459 | |
460 | for (p = 0; p < ARRAY_SIZE(bank->oe); p++) { | |
4bc17860 TR |
461 | unsigned int gpio = (b << 5) | (p << 3); |
462 | ||
b546be0d LD |
463 | bank->cnf[p] = tegra_gpio_readl(tgi, |
464 | GPIO_CNF(tgi, gpio)); | |
465 | bank->out[p] = tegra_gpio_readl(tgi, | |
466 | GPIO_OUT(tgi, gpio)); | |
467 | bank->oe[p] = tegra_gpio_readl(tgi, | |
468 | GPIO_OE(tgi, gpio)); | |
3737de42 LD |
469 | if (tgi->soc->debounce_supported) { |
470 | bank->dbc_enb[p] = tegra_gpio_readl(tgi, | |
471 | GPIO_MSK_DBC_EN(tgi, gpio)); | |
472 | bank->dbc_enb[p] = (bank->dbc_enb[p] << 8) | | |
473 | bank->dbc_enb[p]; | |
474 | } | |
475 | ||
b546be0d LD |
476 | bank->int_enb[p] = tegra_gpio_readl(tgi, |
477 | GPIO_INT_ENB(tgi, gpio)); | |
478 | bank->int_lvl[p] = tegra_gpio_readl(tgi, | |
479 | GPIO_INT_LVL(tgi, gpio)); | |
203f31cb JL |
480 | |
481 | /* Enable gpio irq for wake up source */ | |
b546be0d LD |
482 | tegra_gpio_writel(tgi, bank->wake_enb[p], |
483 | GPIO_INT_ENB(tgi, gpio)); | |
2e47b8b3 CC |
484 | } |
485 | } | |
9ccaf106 | 486 | |
8939ddc7 | 487 | return 0; |
2e47b8b3 CC |
488 | } |
489 | ||
203f31cb | 490 | static int tegra_gpio_irq_set_wake(struct irq_data *d, unsigned int enable) |
2e47b8b3 | 491 | { |
37337a8d | 492 | struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d); |
539b7a39 | 493 | unsigned int gpio = d->hwirq; |
203f31cb | 494 | u32 port, bit, mask; |
f56d979c DO |
495 | int err; |
496 | ||
497 | err = irq_set_irq_wake(bank->irq, enable); | |
498 | if (err) | |
499 | return err; | |
203f31cb JL |
500 | |
501 | port = GPIO_PORT(gpio); | |
502 | bit = GPIO_BIT(gpio); | |
503 | mask = BIT(bit); | |
504 | ||
505 | if (enable) | |
506 | bank->wake_enb[port] |= mask; | |
507 | else | |
508 | bank->wake_enb[port] &= ~mask; | |
509 | ||
f56d979c | 510 | return 0; |
2e47b8b3 CC |
511 | } |
512 | #endif | |
3c92db9a | 513 | |
b59d5fb7 SP |
514 | #ifdef CONFIG_DEBUG_FS |
515 | ||
516 | #include <linux/debugfs.h> | |
517 | #include <linux/seq_file.h> | |
518 | ||
2773eb2f | 519 | static int tegra_dbg_gpio_show(struct seq_file *s, void *unused) |
b59d5fb7 | 520 | { |
b546be0d | 521 | struct tegra_gpio_info *tgi = s->private; |
539b7a39 | 522 | unsigned int i, j; |
b59d5fb7 | 523 | |
b546be0d | 524 | for (i = 0; i < tgi->bank_count; i++) { |
b59d5fb7 | 525 | for (j = 0; j < 4; j++) { |
539b7a39 | 526 | unsigned int gpio = tegra_gpio_compose(i, j, 0); |
4bc17860 | 527 | |
b59d5fb7 | 528 | seq_printf(s, |
539b7a39 | 529 | "%u:%u %02x %02x %02x %02x %02x %02x %06x\n", |
b59d5fb7 | 530 | i, j, |
b546be0d LD |
531 | tegra_gpio_readl(tgi, GPIO_CNF(tgi, gpio)), |
532 | tegra_gpio_readl(tgi, GPIO_OE(tgi, gpio)), | |
533 | tegra_gpio_readl(tgi, GPIO_OUT(tgi, gpio)), | |
534 | tegra_gpio_readl(tgi, GPIO_IN(tgi, gpio)), | |
535 | tegra_gpio_readl(tgi, GPIO_INT_STA(tgi, gpio)), | |
536 | tegra_gpio_readl(tgi, GPIO_INT_ENB(tgi, gpio)), | |
537 | tegra_gpio_readl(tgi, GPIO_INT_LVL(tgi, gpio))); | |
b59d5fb7 SP |
538 | } |
539 | } | |
540 | return 0; | |
541 | } | |
542 | ||
2773eb2f | 543 | DEFINE_SHOW_ATTRIBUTE(tegra_dbg_gpio); |
b59d5fb7 | 544 | |
b546be0d | 545 | static void tegra_gpio_debuginit(struct tegra_gpio_info *tgi) |
b59d5fb7 | 546 | { |
9b3b6238 LW |
547 | debugfs_create_file("tegra_gpio", 0444, NULL, tgi, |
548 | &tegra_dbg_gpio_fops); | |
b59d5fb7 SP |
549 | } |
550 | ||
551 | #else | |
552 | ||
b546be0d | 553 | static inline void tegra_gpio_debuginit(struct tegra_gpio_info *tgi) |
b59d5fb7 SP |
554 | { |
555 | } | |
556 | ||
557 | #endif | |
558 | ||
8939ddc7 | 559 | static const struct dev_pm_ops tegra_gpio_pm_ops = { |
9ccaf106 | 560 | SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(tegra_gpio_suspend, tegra_gpio_resume) |
8939ddc7 LD |
561 | }; |
562 | ||
3836309d | 563 | static int tegra_gpio_probe(struct platform_device *pdev) |
3c92db9a | 564 | { |
b546be0d | 565 | struct tegra_gpio_info *tgi; |
3c92db9a | 566 | struct tegra_gpio_bank *bank; |
539b7a39 | 567 | unsigned int gpio, i, j; |
f57f98a6 | 568 | int ret; |
3c92db9a | 569 | |
b546be0d LD |
570 | tgi = devm_kzalloc(&pdev->dev, sizeof(*tgi), GFP_KERNEL); |
571 | if (!tgi) | |
572 | return -ENODEV; | |
573 | ||
20133bd5 | 574 | tgi->soc = of_device_get_match_data(&pdev->dev); |
b546be0d | 575 | tgi->dev = &pdev->dev; |
5c1e2c9d | 576 | |
56420903 TR |
577 | ret = platform_irq_count(pdev); |
578 | if (ret < 0) | |
579 | return ret; | |
580 | ||
581 | tgi->bank_count = ret; | |
582 | ||
b546be0d | 583 | if (!tgi->bank_count) { |
3391811c SW |
584 | dev_err(&pdev->dev, "Missing IRQ resource\n"); |
585 | return -ENODEV; | |
586 | } | |
587 | ||
b546be0d LD |
588 | tgi->gc.label = "tegra-gpio"; |
589 | tgi->gc.request = tegra_gpio_request; | |
590 | tgi->gc.free = tegra_gpio_free; | |
591 | tgi->gc.direction_input = tegra_gpio_direction_input; | |
592 | tgi->gc.get = tegra_gpio_get; | |
593 | tgi->gc.direction_output = tegra_gpio_direction_output; | |
594 | tgi->gc.set = tegra_gpio_set; | |
f002d07c | 595 | tgi->gc.get_direction = tegra_gpio_get_direction; |
b546be0d LD |
596 | tgi->gc.to_irq = tegra_gpio_to_irq; |
597 | tgi->gc.base = 0; | |
598 | tgi->gc.ngpio = tgi->bank_count * 32; | |
599 | tgi->gc.parent = &pdev->dev; | |
600 | tgi->gc.of_node = pdev->dev.of_node; | |
601 | ||
602 | tgi->ic.name = "GPIO"; | |
603 | tgi->ic.irq_ack = tegra_gpio_irq_ack; | |
604 | tgi->ic.irq_mask = tegra_gpio_irq_mask; | |
605 | tgi->ic.irq_unmask = tegra_gpio_irq_unmask; | |
606 | tgi->ic.irq_set_type = tegra_gpio_irq_set_type; | |
607 | tgi->ic.irq_shutdown = tegra_gpio_irq_shutdown; | |
608 | #ifdef CONFIG_PM_SLEEP | |
609 | tgi->ic.irq_set_wake = tegra_gpio_irq_set_wake; | |
610 | #endif | |
611 | ||
612 | platform_set_drvdata(pdev, tgi); | |
3391811c | 613 | |
20133bd5 | 614 | if (tgi->soc->debounce_supported) |
2956b5d9 | 615 | tgi->gc.set_config = tegra_gpio_set_config; |
3737de42 | 616 | |
9b882269 | 617 | tgi->bank_info = devm_kcalloc(&pdev->dev, tgi->bank_count, |
b546be0d LD |
618 | sizeof(*tgi->bank_info), GFP_KERNEL); |
619 | if (!tgi->bank_info) | |
9b882269 | 620 | return -ENOMEM; |
3391811c | 621 | |
b546be0d LD |
622 | tgi->irq_domain = irq_domain_add_linear(pdev->dev.of_node, |
623 | tgi->gc.ngpio, | |
624 | &irq_domain_simple_ops, NULL); | |
625 | if (!tgi->irq_domain) | |
d0235677 | 626 | return -ENODEV; |
6f74dc9b | 627 | |
b546be0d | 628 | for (i = 0; i < tgi->bank_count; i++) { |
9c07409c | 629 | ret = platform_get_irq(pdev, i); |
15bddb7d | 630 | if (ret < 0) |
9c07409c | 631 | return ret; |
88d8951e | 632 | |
b546be0d | 633 | bank = &tgi->bank_info[i]; |
88d8951e | 634 | bank->bank = i; |
9c07409c | 635 | bank->irq = ret; |
b546be0d | 636 | bank->tgi = tgi; |
88d8951e SW |
637 | } |
638 | ||
a0b81f1c | 639 | tgi->regs = devm_platform_ioremap_resource(pdev, 0); |
b546be0d LD |
640 | if (IS_ERR(tgi->regs)) |
641 | return PTR_ERR(tgi->regs); | |
88d8951e | 642 | |
b546be0d | 643 | for (i = 0; i < tgi->bank_count; i++) { |
3c92db9a EG |
644 | for (j = 0; j < 4; j++) { |
645 | int gpio = tegra_gpio_compose(i, j, 0); | |
4bc17860 | 646 | |
b546be0d | 647 | tegra_gpio_writel(tgi, 0x00, GPIO_INT_ENB(tgi, gpio)); |
3c92db9a EG |
648 | } |
649 | } | |
650 | ||
b546be0d | 651 | ret = devm_gpiochip_add_data(&pdev->dev, &tgi->gc, tgi); |
f57f98a6 | 652 | if (ret < 0) { |
b546be0d | 653 | irq_domain_remove(tgi->irq_domain); |
f57f98a6 SW |
654 | return ret; |
655 | } | |
3c92db9a | 656 | |
b546be0d LD |
657 | for (gpio = 0; gpio < tgi->gc.ngpio; gpio++) { |
658 | int irq = irq_create_mapping(tgi->irq_domain, gpio); | |
47008001 | 659 | /* No validity check; all Tegra GPIOs are valid IRQs */ |
3c92db9a | 660 | |
b546be0d | 661 | bank = &tgi->bank_info[GPIO_BANK(gpio)]; |
3c92db9a | 662 | |
47008001 | 663 | irq_set_chip_data(irq, bank); |
b546be0d | 664 | irq_set_chip_and_handler(irq, &tgi->ic, handle_simple_irq); |
3c92db9a EG |
665 | } |
666 | ||
b546be0d LD |
667 | for (i = 0; i < tgi->bank_count; i++) { |
668 | bank = &tgi->bank_info[i]; | |
3c92db9a | 669 | |
e88d251d RK |
670 | irq_set_chained_handler_and_data(bank->irq, |
671 | tegra_gpio_irq_handler, bank); | |
3c92db9a | 672 | |
3737de42 | 673 | for (j = 0; j < 4; j++) { |
3c92db9a | 674 | spin_lock_init(&bank->lvl_lock[j]); |
3737de42 LD |
675 | spin_lock_init(&bank->dbc_lock[j]); |
676 | } | |
3c92db9a EG |
677 | } |
678 | ||
b546be0d | 679 | tegra_gpio_debuginit(tgi); |
b59d5fb7 | 680 | |
3c92db9a EG |
681 | return 0; |
682 | } | |
683 | ||
804f5680 | 684 | static const struct tegra_gpio_soc_config tegra20_gpio_config = { |
171b92c8 LD |
685 | .bank_stride = 0x80, |
686 | .upper_offset = 0x800, | |
687 | }; | |
688 | ||
804f5680 | 689 | static const struct tegra_gpio_soc_config tegra30_gpio_config = { |
171b92c8 LD |
690 | .bank_stride = 0x100, |
691 | .upper_offset = 0x80, | |
692 | }; | |
693 | ||
3737de42 LD |
694 | static const struct tegra_gpio_soc_config tegra210_gpio_config = { |
695 | .debounce_supported = true, | |
696 | .bank_stride = 0x100, | |
697 | .upper_offset = 0x80, | |
698 | }; | |
699 | ||
171b92c8 | 700 | static const struct of_device_id tegra_gpio_of_match[] = { |
3737de42 | 701 | { .compatible = "nvidia,tegra210-gpio", .data = &tegra210_gpio_config }, |
171b92c8 LD |
702 | { .compatible = "nvidia,tegra30-gpio", .data = &tegra30_gpio_config }, |
703 | { .compatible = "nvidia,tegra20-gpio", .data = &tegra20_gpio_config }, | |
704 | { }, | |
705 | }; | |
706 | ||
88d8951e SW |
707 | static struct platform_driver tegra_gpio_driver = { |
708 | .driver = { | |
709 | .name = "tegra-gpio", | |
8939ddc7 | 710 | .pm = &tegra_gpio_pm_ops, |
88d8951e SW |
711 | .of_match_table = tegra_gpio_of_match, |
712 | }, | |
713 | .probe = tegra_gpio_probe, | |
714 | }; | |
715 | ||
716 | static int __init tegra_gpio_init(void) | |
717 | { | |
718 | return platform_driver_register(&tegra_gpio_driver); | |
719 | } | |
40b25bce | 720 | subsys_initcall(tegra_gpio_init); |