]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
d1d70677 | 28 | #include <linux/async.h> |
79e53945 | 29 | #include <linux/i2c.h> |
178f736a | 30 | #include <linux/hdmi.h> |
e6017571 | 31 | #include <linux/sched/clock.h> |
760285e7 | 32 | #include <drm/i915_drm.h> |
80824003 | 33 | #include "i915_drv.h" |
760285e7 DH |
34 | #include <drm/drm_crtc.h> |
35 | #include <drm/drm_crtc_helper.h> | |
9338203c | 36 | #include <drm/drm_encoder.h> |
760285e7 | 37 | #include <drm/drm_fb_helper.h> |
b1ba124d | 38 | #include <drm/drm_dp_dual_mode_helper.h> |
0e32b39c | 39 | #include <drm/drm_dp_mst_helper.h> |
eeca778a | 40 | #include <drm/drm_rect.h> |
10f81c19 | 41 | #include <drm/drm_atomic.h> |
9c229127 | 42 | #include <media/cec-notifier.h> |
913d8d11 | 43 | |
1d5bfac9 | 44 | /** |
23fdbdd7 | 45 | * __wait_for - magic wait macro |
1d5bfac9 | 46 | * |
23fdbdd7 SP |
47 | * Macro to help avoid open coding check/wait/timeout patterns. Note that it's |
48 | * important that we check the condition again after having timed out, since the | |
49 | * timeout could be due to preemption or similar and we've never had a chance to | |
50 | * check the condition before the timeout. | |
1d5bfac9 | 51 | */ |
23fdbdd7 | 52 | #define __wait_for(OP, COND, US, Wmin, Wmax) ({ \ |
3085982c | 53 | const ktime_t end__ = ktime_add_ns(ktime_get_raw(), 1000ll * (US)); \ |
a54b1873 | 54 | long wait__ = (Wmin); /* recommended min for usleep is 10 us */ \ |
b0876afd | 55 | int ret__; \ |
290b20a6 | 56 | might_sleep(); \ |
b0876afd | 57 | for (;;) { \ |
3085982c | 58 | const bool expired__ = ktime_after(ktime_get_raw(), end__); \ |
23fdbdd7 | 59 | OP; \ |
1c3c1dc6 MK |
60 | /* Guarantee COND check prior to timeout */ \ |
61 | barrier(); \ | |
b0876afd DG |
62 | if (COND) { \ |
63 | ret__ = 0; \ | |
64 | break; \ | |
65 | } \ | |
66 | if (expired__) { \ | |
67 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
68 | break; \ |
69 | } \ | |
a54b1873 CW |
70 | usleep_range(wait__, wait__ * 2); \ |
71 | if (wait__ < (Wmax)) \ | |
72 | wait__ <<= 1; \ | |
913d8d11 CW |
73 | } \ |
74 | ret__; \ | |
75 | }) | |
76 | ||
23fdbdd7 SP |
77 | #define _wait_for(COND, US, Wmin, Wmax) __wait_for(, (COND), (US), (Wmin), \ |
78 | (Wmax)) | |
79 | #define wait_for(COND, MS) _wait_for((COND), (MS) * 1000, 10, 1000) | |
3f177625 | 80 | |
0351b939 TU |
81 | /* If CONFIG_PREEMPT_COUNT is disabled, in_atomic() always reports false. */ |
82 | #if defined(CONFIG_DRM_I915_DEBUG) && defined(CONFIG_PREEMPT_COUNT) | |
18f4b843 | 83 | # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) WARN_ON_ONCE((ATOMIC) && !in_atomic()) |
0351b939 | 84 | #else |
18f4b843 | 85 | # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) do { } while (0) |
0351b939 TU |
86 | #endif |
87 | ||
18f4b843 TU |
88 | #define _wait_for_atomic(COND, US, ATOMIC) \ |
89 | ({ \ | |
90 | int cpu, ret, timeout = (US) * 1000; \ | |
91 | u64 base; \ | |
92 | _WAIT_FOR_ATOMIC_CHECK(ATOMIC); \ | |
18f4b843 TU |
93 | if (!(ATOMIC)) { \ |
94 | preempt_disable(); \ | |
95 | cpu = smp_processor_id(); \ | |
96 | } \ | |
97 | base = local_clock(); \ | |
98 | for (;;) { \ | |
99 | u64 now = local_clock(); \ | |
100 | if (!(ATOMIC)) \ | |
101 | preempt_enable(); \ | |
1c3c1dc6 MK |
102 | /* Guarantee COND check prior to timeout */ \ |
103 | barrier(); \ | |
18f4b843 TU |
104 | if (COND) { \ |
105 | ret = 0; \ | |
106 | break; \ | |
107 | } \ | |
108 | if (now - base >= timeout) { \ | |
109 | ret = -ETIMEDOUT; \ | |
0351b939 TU |
110 | break; \ |
111 | } \ | |
112 | cpu_relax(); \ | |
18f4b843 TU |
113 | if (!(ATOMIC)) { \ |
114 | preempt_disable(); \ | |
115 | if (unlikely(cpu != smp_processor_id())) { \ | |
116 | timeout -= now - base; \ | |
117 | cpu = smp_processor_id(); \ | |
118 | base = local_clock(); \ | |
119 | } \ | |
120 | } \ | |
0351b939 | 121 | } \ |
18f4b843 TU |
122 | ret; \ |
123 | }) | |
124 | ||
125 | #define wait_for_us(COND, US) \ | |
126 | ({ \ | |
127 | int ret__; \ | |
128 | BUILD_BUG_ON(!__builtin_constant_p(US)); \ | |
129 | if ((US) > 10) \ | |
a54b1873 | 130 | ret__ = _wait_for((COND), (US), 10, 10); \ |
18f4b843 TU |
131 | else \ |
132 | ret__ = _wait_for_atomic((COND), (US), 0); \ | |
0351b939 TU |
133 | ret__; \ |
134 | }) | |
135 | ||
939cf46c TU |
136 | #define wait_for_atomic_us(COND, US) \ |
137 | ({ \ | |
138 | BUILD_BUG_ON(!__builtin_constant_p(US)); \ | |
139 | BUILD_BUG_ON((US) > 50000); \ | |
140 | _wait_for_atomic((COND), (US), 1); \ | |
141 | }) | |
142 | ||
143 | #define wait_for_atomic(COND, MS) wait_for_atomic_us((COND), (MS) * 1000) | |
481b6af3 | 144 | |
49938ac4 JN |
145 | #define KHz(x) (1000 * (x)) |
146 | #define MHz(x) KHz(1000 * (x)) | |
021357ac | 147 | |
aa9664ff MK |
148 | #define KBps(x) (1000 * (x)) |
149 | #define MBps(x) KBps(1000 * (x)) | |
150 | #define GBps(x) ((u64)1000 * MBps((x))) | |
151 | ||
79e53945 JB |
152 | /* |
153 | * Display related stuff | |
154 | */ | |
155 | ||
156 | /* store information about an Ixxx DVO */ | |
157 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
158 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
159 | #define MAX_OUTPUTS 6 | |
160 | /* maximum connectors per crtcs in the mode set */ | |
79e53945 JB |
161 | |
162 | #define INTEL_I2C_BUS_DVO 1 | |
163 | #define INTEL_I2C_BUS_SDVO 2 | |
164 | ||
165 | /* these are outputs from the chip - integrated only | |
166 | external chips are via DVO or SDVO output */ | |
6847d71b PZ |
167 | enum intel_output_type { |
168 | INTEL_OUTPUT_UNUSED = 0, | |
169 | INTEL_OUTPUT_ANALOG = 1, | |
170 | INTEL_OUTPUT_DVO = 2, | |
171 | INTEL_OUTPUT_SDVO = 3, | |
172 | INTEL_OUTPUT_LVDS = 4, | |
173 | INTEL_OUTPUT_TVOUT = 5, | |
174 | INTEL_OUTPUT_HDMI = 6, | |
cca0502b | 175 | INTEL_OUTPUT_DP = 7, |
6847d71b PZ |
176 | INTEL_OUTPUT_EDP = 8, |
177 | INTEL_OUTPUT_DSI = 9, | |
7e732cac | 178 | INTEL_OUTPUT_DDI = 10, |
6847d71b PZ |
179 | INTEL_OUTPUT_DP_MST = 11, |
180 | }; | |
79e53945 JB |
181 | |
182 | #define INTEL_DVO_CHIP_NONE 0 | |
183 | #define INTEL_DVO_CHIP_LVDS 1 | |
184 | #define INTEL_DVO_CHIP_TMDS 2 | |
185 | #define INTEL_DVO_CHIP_TVOUT 4 | |
186 | ||
dfba2e2d SK |
187 | #define INTEL_DSI_VIDEO_MODE 0 |
188 | #define INTEL_DSI_COMMAND_MODE 1 | |
72ffa333 | 189 | |
79e53945 JB |
190 | struct intel_framebuffer { |
191 | struct drm_framebuffer base; | |
2d7a215f | 192 | struct intel_rotation_info rot_info; |
6687c906 VS |
193 | |
194 | /* for each plane in the normal GTT view */ | |
195 | struct { | |
196 | unsigned int x, y; | |
197 | } normal[2]; | |
198 | /* for each plane in the rotated GTT view */ | |
199 | struct { | |
200 | unsigned int x, y; | |
201 | unsigned int pitch; /* pixels */ | |
202 | } rotated[2]; | |
79e53945 JB |
203 | }; |
204 | ||
37811fcc CW |
205 | struct intel_fbdev { |
206 | struct drm_fb_helper helper; | |
8bcd4553 | 207 | struct intel_framebuffer *fb; |
058d88c4 | 208 | struct i915_vma *vma; |
5935485f | 209 | unsigned long vma_flags; |
43cee314 | 210 | async_cookie_t cookie; |
d978ef14 | 211 | int preferred_bpp; |
37811fcc | 212 | }; |
79e53945 | 213 | |
21d40d37 | 214 | struct intel_encoder { |
4ef69c7a | 215 | struct drm_encoder base; |
9a935856 | 216 | |
6847d71b | 217 | enum intel_output_type type; |
03cdc1d4 | 218 | enum port port; |
bc079e8b | 219 | unsigned int cloneable; |
dba14b27 VS |
220 | bool (*hotplug)(struct intel_encoder *encoder, |
221 | struct intel_connector *connector); | |
7e732cac VS |
222 | enum intel_output_type (*compute_output_type)(struct intel_encoder *, |
223 | struct intel_crtc_state *, | |
224 | struct drm_connector_state *); | |
7ae89233 | 225 | bool (*compute_config)(struct intel_encoder *, |
0a478c27 ML |
226 | struct intel_crtc_state *, |
227 | struct drm_connector_state *); | |
fd6bbda9 | 228 | void (*pre_pll_enable)(struct intel_encoder *, |
5f88a9c6 VS |
229 | const struct intel_crtc_state *, |
230 | const struct drm_connector_state *); | |
fd6bbda9 | 231 | void (*pre_enable)(struct intel_encoder *, |
5f88a9c6 VS |
232 | const struct intel_crtc_state *, |
233 | const struct drm_connector_state *); | |
fd6bbda9 | 234 | void (*enable)(struct intel_encoder *, |
5f88a9c6 VS |
235 | const struct intel_crtc_state *, |
236 | const struct drm_connector_state *); | |
fd6bbda9 | 237 | void (*disable)(struct intel_encoder *, |
5f88a9c6 VS |
238 | const struct intel_crtc_state *, |
239 | const struct drm_connector_state *); | |
fd6bbda9 | 240 | void (*post_disable)(struct intel_encoder *, |
5f88a9c6 VS |
241 | const struct intel_crtc_state *, |
242 | const struct drm_connector_state *); | |
fd6bbda9 | 243 | void (*post_pll_disable)(struct intel_encoder *, |
5f88a9c6 VS |
244 | const struct intel_crtc_state *, |
245 | const struct drm_connector_state *); | |
f0947c37 DV |
246 | /* Read out the current hw state of this connector, returning true if |
247 | * the encoder is active. If the encoder is enabled it also set the pipe | |
248 | * it is connected to in the pipe parameter. */ | |
249 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 250 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 251 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
252 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
253 | * be set correctly before calling this function. */ | |
045ac3b5 | 254 | void (*get_config)(struct intel_encoder *, |
5cec258b | 255 | struct intel_crtc_state *pipe_config); |
62b69566 ACO |
256 | /* Returns a mask of power domains that need to be referenced as part |
257 | * of the hardware state readout code. */ | |
52528055 ID |
258 | u64 (*get_power_domains)(struct intel_encoder *encoder, |
259 | struct intel_crtc_state *crtc_state); | |
07f9cd0b ID |
260 | /* |
261 | * Called during system suspend after all pending requests for the | |
262 | * encoder are flushed (for example for DP AUX transactions) and | |
263 | * device interrupts are disabled. | |
264 | */ | |
265 | void (*suspend)(struct intel_encoder *); | |
f8aed700 | 266 | int crtc_mask; |
1d843f9d | 267 | enum hpd_pin hpd_pin; |
79f255a0 | 268 | enum intel_display_power_domain power_domain; |
f1a3acea PD |
269 | /* for communication with audio component; protected by av_mutex */ |
270 | const struct drm_connector *audio_connector; | |
79e53945 JB |
271 | }; |
272 | ||
1d508706 | 273 | struct intel_panel { |
dd06f90e | 274 | struct drm_display_mode *fixed_mode; |
ec9ed197 | 275 | struct drm_display_mode *downclock_mode; |
58c68779 JN |
276 | |
277 | /* backlight */ | |
278 | struct { | |
c91c9f32 | 279 | bool present; |
58c68779 | 280 | u32 level; |
6dda730e | 281 | u32 min; |
7bd688cd | 282 | u32 max; |
58c68779 | 283 | bool enabled; |
636baebf JN |
284 | bool combination_mode; /* gen 2/4 only */ |
285 | bool active_low_pwm; | |
32b421e7 | 286 | bool alternate_pwm_increment; /* lpt+ */ |
b029e66f SK |
287 | |
288 | /* PWM chip */ | |
022e4e52 SK |
289 | bool util_pin_active_low; /* bxt+ */ |
290 | u8 controller; /* bxt+ only */ | |
b029e66f SK |
291 | struct pwm_device *pwm; |
292 | ||
58c68779 | 293 | struct backlight_device *device; |
ab656bb9 | 294 | |
5507faeb JN |
295 | /* Connector and platform specific backlight functions */ |
296 | int (*setup)(struct intel_connector *connector, enum pipe pipe); | |
297 | uint32_t (*get)(struct intel_connector *connector); | |
7d025e08 ML |
298 | void (*set)(const struct drm_connector_state *conn_state, uint32_t level); |
299 | void (*disable)(const struct drm_connector_state *conn_state); | |
300 | void (*enable)(const struct intel_crtc_state *crtc_state, | |
301 | const struct drm_connector_state *conn_state); | |
5507faeb JN |
302 | uint32_t (*hz_to_pwm)(struct intel_connector *connector, |
303 | uint32_t hz); | |
304 | void (*power)(struct intel_connector *, bool enable); | |
305 | } backlight; | |
1d508706 JN |
306 | }; |
307 | ||
b6ca3eee VS |
308 | struct intel_digital_port; |
309 | ||
ee5e5e7a SP |
310 | /* |
311 | * This structure serves as a translation layer between the generic HDCP code | |
312 | * and the bus-specific code. What that means is that HDCP over HDMI differs | |
313 | * from HDCP over DP, so to account for these differences, we need to | |
314 | * communicate with the receiver through this shim. | |
315 | * | |
316 | * For completeness, the 2 buses differ in the following ways: | |
317 | * - DP AUX vs. DDC | |
318 | * HDCP registers on the receiver are set via DP AUX for DP, and | |
319 | * they are set via DDC for HDMI. | |
320 | * - Receiver register offsets | |
321 | * The offsets of the registers are different for DP vs. HDMI | |
322 | * - Receiver register masks/offsets | |
323 | * For instance, the ready bit for the KSV fifo is in a different | |
324 | * place on DP vs HDMI | |
325 | * - Receiver register names | |
326 | * Seriously. In the DP spec, the 16-bit register containing | |
327 | * downstream information is called BINFO, on HDMI it's called | |
328 | * BSTATUS. To confuse matters further, DP has a BSTATUS register | |
329 | * with a completely different definition. | |
330 | * - KSV FIFO | |
331 | * On HDMI, the ksv fifo is read all at once, whereas on DP it must | |
332 | * be read 3 keys at a time | |
333 | * - Aksv output | |
334 | * Since Aksv is hidden in hardware, there's different procedures | |
335 | * to send it over DP AUX vs DDC | |
336 | */ | |
337 | struct intel_hdcp_shim { | |
338 | /* Outputs the transmitter's An and Aksv values to the receiver. */ | |
339 | int (*write_an_aksv)(struct intel_digital_port *intel_dig_port, u8 *an); | |
340 | ||
341 | /* Reads the receiver's key selection vector */ | |
342 | int (*read_bksv)(struct intel_digital_port *intel_dig_port, u8 *bksv); | |
343 | ||
344 | /* | |
345 | * Reads BINFO from DP receivers and BSTATUS from HDMI receivers. The | |
346 | * definitions are the same in the respective specs, but the names are | |
347 | * different. Call it BSTATUS since that's the name the HDMI spec | |
348 | * uses and it was there first. | |
349 | */ | |
350 | int (*read_bstatus)(struct intel_digital_port *intel_dig_port, | |
351 | u8 *bstatus); | |
352 | ||
353 | /* Determines whether a repeater is present downstream */ | |
354 | int (*repeater_present)(struct intel_digital_port *intel_dig_port, | |
355 | bool *repeater_present); | |
356 | ||
357 | /* Reads the receiver's Ri' value */ | |
358 | int (*read_ri_prime)(struct intel_digital_port *intel_dig_port, u8 *ri); | |
359 | ||
360 | /* Determines if the receiver's KSV FIFO is ready for consumption */ | |
361 | int (*read_ksv_ready)(struct intel_digital_port *intel_dig_port, | |
362 | bool *ksv_ready); | |
363 | ||
364 | /* Reads the ksv fifo for num_downstream devices */ | |
365 | int (*read_ksv_fifo)(struct intel_digital_port *intel_dig_port, | |
366 | int num_downstream, u8 *ksv_fifo); | |
367 | ||
368 | /* Reads a 32-bit part of V' from the receiver */ | |
369 | int (*read_v_prime_part)(struct intel_digital_port *intel_dig_port, | |
370 | int i, u32 *part); | |
371 | ||
372 | /* Enables HDCP signalling on the port */ | |
373 | int (*toggle_signalling)(struct intel_digital_port *intel_dig_port, | |
374 | bool enable); | |
375 | ||
376 | /* Ensures the link is still protected */ | |
377 | bool (*check_link)(struct intel_digital_port *intel_dig_port); | |
791a98dd R |
378 | |
379 | /* Detects panel's hdcp capability. This is optional for HDMI. */ | |
380 | int (*hdcp_capable)(struct intel_digital_port *intel_dig_port, | |
381 | bool *hdcp_capable); | |
ee5e5e7a SP |
382 | }; |
383 | ||
d3dacc70 R |
384 | struct intel_hdcp { |
385 | const struct intel_hdcp_shim *shim; | |
386 | /* Mutex for hdcp state of the connector */ | |
387 | struct mutex mutex; | |
388 | u64 value; | |
389 | struct delayed_work check_work; | |
390 | struct work_struct prop_work; | |
391 | }; | |
392 | ||
5daa55eb ZW |
393 | struct intel_connector { |
394 | struct drm_connector base; | |
9a935856 DV |
395 | /* |
396 | * The fixed encoder this connector is connected to. | |
397 | */ | |
df0e9248 | 398 | struct intel_encoder *encoder; |
9a935856 | 399 | |
8e1b56a4 JN |
400 | /* ACPI device id for ACPI and driver cooperation */ |
401 | u32 acpi_device_id; | |
402 | ||
f0947c37 DV |
403 | /* Reads out the current hw, returning true if the connector is enabled |
404 | * and active (i.e. dpms ON state). */ | |
405 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 JN |
406 | |
407 | /* Panel info for eDP and LVDS */ | |
408 | struct intel_panel panel; | |
9cd300e0 JN |
409 | |
410 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
411 | struct edid *edid; | |
beb60608 | 412 | struct edid *detect_edid; |
821450c6 EE |
413 | |
414 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
415 | state of connector->polled in case hotplug storm detection changes it */ | |
416 | u8 polled; | |
0e32b39c DA |
417 | |
418 | void *port; /* store this opaque as its illegal to dereference it */ | |
419 | ||
420 | struct intel_dp *mst_port; | |
9301397a MN |
421 | |
422 | /* Work struct to schedule a uevent on link train failure */ | |
423 | struct work_struct modeset_retry_work; | |
ee5e5e7a | 424 | |
d3dacc70 | 425 | struct intel_hdcp hdcp; |
5daa55eb ZW |
426 | }; |
427 | ||
11c1a9ec ML |
428 | struct intel_digital_connector_state { |
429 | struct drm_connector_state base; | |
430 | ||
431 | enum hdmi_force_audio force_audio; | |
432 | int broadcast_rgb; | |
433 | }; | |
434 | ||
435 | #define to_intel_digital_connector_state(x) container_of(x, struct intel_digital_connector_state, base) | |
436 | ||
9e2c8475 | 437 | struct dpll { |
80ad9206 VS |
438 | /* given values */ |
439 | int n; | |
440 | int m1, m2; | |
441 | int p1, p2; | |
442 | /* derived values */ | |
443 | int dot; | |
444 | int vco; | |
445 | int m; | |
446 | int p; | |
9e2c8475 | 447 | }; |
80ad9206 | 448 | |
de419ab6 ML |
449 | struct intel_atomic_state { |
450 | struct drm_atomic_state base; | |
451 | ||
bb0f4aab VS |
452 | struct { |
453 | /* | |
454 | * Logical state of cdclk (used for all scaling, watermark, | |
455 | * etc. calculations and checks). This is computed as if all | |
456 | * enabled crtcs were active. | |
457 | */ | |
458 | struct intel_cdclk_state logical; | |
459 | ||
460 | /* | |
461 | * Actual state of cdclk, can be different from the logical | |
462 | * state only when all crtc's are DPMS off. | |
463 | */ | |
464 | struct intel_cdclk_state actual; | |
465 | } cdclk; | |
1a617b77 | 466 | |
565602d7 ML |
467 | bool dpll_set, modeset; |
468 | ||
8b4a7d05 MR |
469 | /* |
470 | * Does this transaction change the pipes that are active? This mask | |
471 | * tracks which CRTC's have changed their active state at the end of | |
472 | * the transaction (not counting the temporary disable during modesets). | |
473 | * This mask should only be non-zero when intel_state->modeset is true, | |
474 | * but the converse is not necessarily true; simply changing a mode may | |
475 | * not flip the final active status of any CRTC's | |
476 | */ | |
477 | unsigned int active_pipe_changes; | |
478 | ||
565602d7 | 479 | unsigned int active_crtcs; |
d305e061 VS |
480 | /* minimum acceptable cdclk for each pipe */ |
481 | int min_cdclk[I915_MAX_PIPES]; | |
53e9bf5e VS |
482 | /* minimum acceptable voltage level for each pipe */ |
483 | u8 min_voltage_level[I915_MAX_PIPES]; | |
565602d7 | 484 | |
2c42e535 | 485 | struct intel_shared_dpll_state shared_dpll[I915_NUM_PLLS]; |
ed4a6a7c MR |
486 | |
487 | /* | |
488 | * Current watermarks can't be trusted during hardware readout, so | |
489 | * don't bother calculating intermediate watermarks. | |
490 | */ | |
491 | bool skip_intermediate_wm; | |
98d39494 | 492 | |
60548c55 CW |
493 | bool rps_interactive; |
494 | ||
98d39494 | 495 | /* Gen9+ only */ |
60f8e873 | 496 | struct skl_ddb_values wm_results; |
c004a90b CW |
497 | |
498 | struct i915_sw_fence commit_ready; | |
eb955eee CW |
499 | |
500 | struct llist_node freed; | |
de419ab6 ML |
501 | }; |
502 | ||
eeca778a | 503 | struct intel_plane_state { |
2b875c22 | 504 | struct drm_plane_state base; |
f5929c53 | 505 | struct i915_ggtt_view view; |
be1e3415 | 506 | struct i915_vma *vma; |
5935485f CW |
507 | unsigned long flags; |
508 | #define PLANE_HAS_FENCE BIT(0) | |
32b7eeec | 509 | |
b63a16f6 VS |
510 | struct { |
511 | u32 offset; | |
df79cf44 VS |
512 | /* |
513 | * Plane stride in: | |
514 | * bytes for 0/180 degree rotation | |
515 | * pixels for 90/270 degree rotation | |
516 | */ | |
517 | u32 stride; | |
b63a16f6 | 518 | int x, y; |
c11ada07 | 519 | } color_plane[2]; |
b63a16f6 | 520 | |
a0864d59 VS |
521 | /* plane control register */ |
522 | u32 ctl; | |
523 | ||
4036c78c JA |
524 | /* plane color control register */ |
525 | u32 color_ctl; | |
526 | ||
be41e336 CK |
527 | /* |
528 | * scaler_id | |
529 | * = -1 : not using a scaler | |
530 | * >= 0 : using a scalers | |
531 | * | |
532 | * plane requiring a scaler: | |
533 | * - During check_plane, its bit is set in | |
534 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 535 | * update_scaler_plane. |
be41e336 CK |
536 | * - scaler_id indicates the scaler it got assigned. |
537 | * | |
538 | * plane doesn't require a scaler: | |
539 | * - this can happen when scaling is no more required or plane simply | |
540 | * got disabled. | |
541 | * - During check_plane, corresponding bit is reset in | |
542 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 543 | * update_scaler_plane. |
be41e336 CK |
544 | */ |
545 | int scaler_id; | |
818ed961 | 546 | |
1ab554b0 ML |
547 | /* |
548 | * linked_plane: | |
549 | * | |
550 | * ICL planar formats require 2 planes that are updated as pairs. | |
551 | * This member is used to make sure the other plane is also updated | |
552 | * when required, and for update_slave() to find the correct | |
553 | * plane_state to pass as argument. | |
554 | */ | |
555 | struct intel_plane *linked_plane; | |
556 | ||
557 | /* | |
558 | * slave: | |
559 | * If set don't update use the linked plane's state for updating | |
560 | * this plane during atomic commit with the update_slave() callback. | |
561 | * | |
562 | * It's also used by the watermark code to ignore wm calculations on | |
563 | * this plane. They're calculated by the linked plane's wm code. | |
564 | */ | |
565 | u32 slave; | |
566 | ||
818ed961 | 567 | struct drm_intel_sprite_colorkey ckey; |
eeca778a GP |
568 | }; |
569 | ||
5724dbd1 | 570 | struct intel_initial_plane_config { |
2d14030b | 571 | struct intel_framebuffer *fb; |
49af449b | 572 | unsigned int tiling; |
46f297fb JB |
573 | int size; |
574 | u32 base; | |
f43348a3 | 575 | u8 rotation; |
46f297fb JB |
576 | }; |
577 | ||
be41e336 CK |
578 | #define SKL_MIN_SRC_W 8 |
579 | #define SKL_MAX_SRC_W 4096 | |
580 | #define SKL_MIN_SRC_H 8 | |
6156a456 | 581 | #define SKL_MAX_SRC_H 4096 |
be41e336 CK |
582 | #define SKL_MIN_DST_W 8 |
583 | #define SKL_MAX_DST_W 4096 | |
584 | #define SKL_MIN_DST_H 8 | |
6156a456 | 585 | #define SKL_MAX_DST_H 4096 |
323301af NM |
586 | #define ICL_MAX_SRC_W 5120 |
587 | #define ICL_MAX_SRC_H 4096 | |
588 | #define ICL_MAX_DST_W 5120 | |
589 | #define ICL_MAX_DST_H 4096 | |
77224cd5 CK |
590 | #define SKL_MIN_YUV_420_SRC_W 16 |
591 | #define SKL_MIN_YUV_420_SRC_H 16 | |
be41e336 CK |
592 | |
593 | struct intel_scaler { | |
be41e336 CK |
594 | int in_use; |
595 | uint32_t mode; | |
596 | }; | |
597 | ||
598 | struct intel_crtc_scaler_state { | |
599 | #define SKL_NUM_SCALERS 2 | |
600 | struct intel_scaler scalers[SKL_NUM_SCALERS]; | |
601 | ||
602 | /* | |
603 | * scaler_users: keeps track of users requesting scalers on this crtc. | |
604 | * | |
605 | * If a bit is set, a user is using a scaler. | |
606 | * Here user can be a plane or crtc as defined below: | |
607 | * bits 0-30 - plane (bit position is index from drm_plane_index) | |
608 | * bit 31 - crtc | |
609 | * | |
610 | * Instead of creating a new index to cover planes and crtc, using | |
611 | * existing drm_plane_index for planes which is well less than 31 | |
612 | * planes and bit 31 for crtc. This should be fine to cover all | |
613 | * our platforms. | |
614 | * | |
615 | * intel_atomic_setup_scalers will setup available scalers to users | |
616 | * requesting scalers. It will gracefully fail if request exceeds | |
617 | * avilability. | |
618 | */ | |
619 | #define SKL_CRTC_INDEX 31 | |
620 | unsigned scaler_users; | |
621 | ||
622 | /* scaler used by crtc for panel fitting purpose */ | |
623 | int scaler_id; | |
624 | }; | |
625 | ||
1ed51de9 DV |
626 | /* drm_mode->private_flags */ |
627 | #define I915_MODE_FLAG_INHERITED 1 | |
aec0246f US |
628 | /* Flag to get scanline using frame time stamps */ |
629 | #define I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP (1<<1) | |
1ed51de9 | 630 | |
4e0963c7 MR |
631 | struct intel_pipe_wm { |
632 | struct intel_wm_level wm[5]; | |
633 | uint32_t linetime; | |
634 | bool fbc_wm_enabled; | |
635 | bool pipe_enabled; | |
636 | bool sprites_enabled; | |
637 | bool sprites_scaled; | |
638 | }; | |
639 | ||
a62163e9 | 640 | struct skl_plane_wm { |
4e0963c7 | 641 | struct skl_wm_level wm[8]; |
942aa2d0 | 642 | struct skl_wm_level uv_wm[8]; |
4e0963c7 | 643 | struct skl_wm_level trans_wm; |
b879d58f | 644 | bool is_planar; |
a62163e9 L |
645 | }; |
646 | ||
647 | struct skl_pipe_wm { | |
648 | struct skl_plane_wm planes[I915_MAX_PLANES]; | |
4e0963c7 MR |
649 | uint32_t linetime; |
650 | }; | |
651 | ||
855c79f5 VS |
652 | enum vlv_wm_level { |
653 | VLV_WM_LEVEL_PM2, | |
654 | VLV_WM_LEVEL_PM5, | |
655 | VLV_WM_LEVEL_DDR_DVFS, | |
656 | NUM_VLV_WM_LEVELS, | |
657 | }; | |
658 | ||
659 | struct vlv_wm_state { | |
114d7dc0 VS |
660 | struct g4x_pipe_wm wm[NUM_VLV_WM_LEVELS]; |
661 | struct g4x_sr_wm sr[NUM_VLV_WM_LEVELS]; | |
855c79f5 | 662 | uint8_t num_levels; |
855c79f5 VS |
663 | bool cxsr; |
664 | }; | |
665 | ||
814e7f0b VS |
666 | struct vlv_fifo_state { |
667 | u16 plane[I915_MAX_PLANES]; | |
668 | }; | |
669 | ||
04548cba VS |
670 | enum g4x_wm_level { |
671 | G4X_WM_LEVEL_NORMAL, | |
672 | G4X_WM_LEVEL_SR, | |
673 | G4X_WM_LEVEL_HPLL, | |
674 | NUM_G4X_WM_LEVELS, | |
675 | }; | |
676 | ||
677 | struct g4x_wm_state { | |
678 | struct g4x_pipe_wm wm; | |
679 | struct g4x_sr_wm sr; | |
680 | struct g4x_sr_wm hpll; | |
681 | bool cxsr; | |
682 | bool hpll_en; | |
683 | bool fbc_en; | |
684 | }; | |
685 | ||
e8f1f02e MR |
686 | struct intel_crtc_wm_state { |
687 | union { | |
688 | struct { | |
689 | /* | |
690 | * Intermediate watermarks; these can be | |
691 | * programmed immediately since they satisfy | |
692 | * both the current configuration we're | |
693 | * switching away from and the new | |
694 | * configuration we're switching to. | |
695 | */ | |
696 | struct intel_pipe_wm intermediate; | |
697 | ||
698 | /* | |
699 | * Optimal watermarks, programmed post-vblank | |
700 | * when this state is committed. | |
701 | */ | |
702 | struct intel_pipe_wm optimal; | |
703 | } ilk; | |
704 | ||
705 | struct { | |
706 | /* gen9+ only needs 1-step wm programming */ | |
707 | struct skl_pipe_wm optimal; | |
ce0ba283 | 708 | struct skl_ddb_entry ddb; |
ff43bc37 VS |
709 | struct skl_ddb_entry plane_ddb_y[I915_MAX_PLANES]; |
710 | struct skl_ddb_entry plane_ddb_uv[I915_MAX_PLANES]; | |
e8f1f02e | 711 | } skl; |
855c79f5 VS |
712 | |
713 | struct { | |
5012e604 | 714 | /* "raw" watermarks (not inverted) */ |
114d7dc0 | 715 | struct g4x_pipe_wm raw[NUM_VLV_WM_LEVELS]; |
4841da51 VS |
716 | /* intermediate watermarks (inverted) */ |
717 | struct vlv_wm_state intermediate; | |
855c79f5 VS |
718 | /* optimal watermarks (inverted) */ |
719 | struct vlv_wm_state optimal; | |
814e7f0b VS |
720 | /* display FIFO split */ |
721 | struct vlv_fifo_state fifo_state; | |
855c79f5 | 722 | } vlv; |
04548cba VS |
723 | |
724 | struct { | |
725 | /* "raw" watermarks */ | |
726 | struct g4x_pipe_wm raw[NUM_G4X_WM_LEVELS]; | |
727 | /* intermediate watermarks */ | |
728 | struct g4x_wm_state intermediate; | |
729 | /* optimal watermarks */ | |
730 | struct g4x_wm_state optimal; | |
731 | } g4x; | |
e8f1f02e MR |
732 | }; |
733 | ||
734 | /* | |
735 | * Platforms with two-step watermark programming will need to | |
736 | * update watermark programming post-vblank to switch from the | |
737 | * safe intermediate watermarks to the optimal final | |
738 | * watermarks. | |
739 | */ | |
740 | bool need_postvbl_update; | |
741 | }; | |
742 | ||
d9facae6 SS |
743 | enum intel_output_format { |
744 | INTEL_OUTPUT_FORMAT_INVALID, | |
745 | INTEL_OUTPUT_FORMAT_RGB, | |
33b7f3ee | 746 | INTEL_OUTPUT_FORMAT_YCBCR420, |
8c79f844 | 747 | INTEL_OUTPUT_FORMAT_YCBCR444, |
d9facae6 SS |
748 | }; |
749 | ||
5cec258b | 750 | struct intel_crtc_state { |
2d112de7 ACO |
751 | struct drm_crtc_state base; |
752 | ||
bb760063 DV |
753 | /** |
754 | * quirks - bitfield with hw state readout quirks | |
755 | * | |
756 | * For various reasons the hw state readout code might not be able to | |
757 | * completely faithfully read out the current state. These cases are | |
758 | * tracked with quirk flags so that fastboot and state checker can act | |
759 | * accordingly. | |
760 | */ | |
9953599b | 761 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ |
bb760063 DV |
762 | unsigned long quirks; |
763 | ||
cd202f69 | 764 | unsigned fb_bits; /* framebuffers to flip */ |
ab1d3a0e ML |
765 | bool update_pipe; /* can a fast modeset be performed? */ |
766 | bool disable_cxsr; | |
caed361d | 767 | bool update_wm_pre, update_wm_post; /* watermarks are updated */ |
e8861675 | 768 | bool fb_changed; /* fb on any of the planes is changed */ |
236c48e6 | 769 | bool fifo_changed; /* FIFO split is changed */ |
bfd16b2a | 770 | |
37327abd VS |
771 | /* Pipe source size (ie. panel fitter input size) |
772 | * All planes will be positioned inside this space, | |
773 | * and get clipped at the edges. */ | |
774 | int pipe_src_w, pipe_src_h; | |
775 | ||
a7d1b3f4 VS |
776 | /* |
777 | * Pipe pixel rate, adjusted for | |
778 | * panel fitter/pipe scaler downscaling. | |
779 | */ | |
780 | unsigned int pixel_rate; | |
781 | ||
5bfe2ac0 DV |
782 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
783 | * between pch encoders and cpu encoders. */ | |
784 | bool has_pch_encoder; | |
50f3b016 | 785 | |
e43823ec JB |
786 | /* Are we sending infoframes on the attached port */ |
787 | bool has_infoframe; | |
788 | ||
3b117c8f | 789 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
4d1de975 JN |
790 | * pipe on Haswell and later (where we have a special eDP transcoder) |
791 | * and Broxton (where we have special DSI transcoders). */ | |
3b117c8f DV |
792 | enum transcoder cpu_transcoder; |
793 | ||
50f3b016 DV |
794 | /* |
795 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
796 | * range fed into the crtcs. | |
797 | */ | |
798 | bool limited_color_range; | |
799 | ||
253c84c8 VS |
800 | /* Bitmask of encoder types (enum intel_output_type) |
801 | * driven by the pipe. | |
802 | */ | |
803 | unsigned int output_types; | |
804 | ||
6897b4b5 DV |
805 | /* Whether we should send NULL infoframes. Required for audio. */ |
806 | bool has_hdmi_sink; | |
807 | ||
9ed109a7 DV |
808 | /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or |
809 | * has_dp_encoder is set. */ | |
810 | bool has_audio; | |
811 | ||
d8b32247 DV |
812 | /* |
813 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
814 | * plane bpp. | |
815 | */ | |
965e0c48 | 816 | bool dither; |
f47709a9 | 817 | |
611032bf MN |
818 | /* |
819 | * Dither gets enabled for 18bpp which causes CRC mismatch errors for | |
820 | * compliance video pattern tests. | |
821 | * Disable dither only if it is a compliance test request for | |
822 | * 18bpp. | |
823 | */ | |
824 | bool dither_force_disable; | |
825 | ||
f47709a9 DV |
826 | /* Controls for the clock computation, to override various stages. */ |
827 | bool clock_set; | |
828 | ||
09ede541 DV |
829 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
830 | * work correctly, we need to track this at runtime.*/ | |
831 | bool sdvo_tv_clock; | |
832 | ||
e29c22c0 DV |
833 | /* |
834 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
835 | * required. This is set in the 2nd loop of calling encoder's | |
836 | * ->compute_config if the first pick doesn't work out. | |
837 | */ | |
838 | bool bw_constrained; | |
839 | ||
f47709a9 DV |
840 | /* Settings for the intel dpll used on pretty much everything but |
841 | * haswell. */ | |
80ad9206 | 842 | struct dpll dpll; |
f47709a9 | 843 | |
8106ddbd ACO |
844 | /* Selected dpll when shared or NULL. */ |
845 | struct intel_shared_dpll *shared_dpll; | |
a43f6e0f | 846 | |
66e985c0 DV |
847 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
848 | struct intel_dpll_hw_state dpll_hw_state; | |
849 | ||
47eacbab VS |
850 | /* DSI PLL registers */ |
851 | struct { | |
852 | u32 ctrl, div; | |
853 | } dsi_pll; | |
854 | ||
965e0c48 | 855 | int pipe_bpp; |
6cf86a5e | 856 | struct intel_link_m_n dp_m_n; |
ff9a6750 | 857 | |
439d7ac0 PB |
858 | /* m2_n2 for eDP downclock */ |
859 | struct intel_link_m_n dp_m2_n2; | |
f769cd24 | 860 | bool has_drrs; |
439d7ac0 | 861 | |
4d90f2d5 VS |
862 | bool has_psr; |
863 | bool has_psr2; | |
864 | ||
ff9a6750 DV |
865 | /* |
866 | * Frequence the dpll for the port should run at. Differs from the | |
3c52f4eb VS |
867 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also |
868 | * already multiplied by pixel_multiplier. | |
df92b1e6 | 869 | */ |
ff9a6750 DV |
870 | int port_clock; |
871 | ||
6cc5f341 DV |
872 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
873 | unsigned pixel_multiplier; | |
2dd24552 | 874 | |
90a6b7b0 VS |
875 | uint8_t lane_count; |
876 | ||
95a7a2ae ID |
877 | /* |
878 | * Used by platforms having DP/HDMI PHY with programmable lane | |
879 | * latency optimization. | |
880 | */ | |
881 | uint8_t lane_lat_optim_mask; | |
882 | ||
53e9bf5e VS |
883 | /* minimum acceptable voltage level */ |
884 | u8 min_voltage_level; | |
885 | ||
2dd24552 | 886 | /* Panel fitter controls for gen2-gen4 + VLV */ |
b074cec8 JB |
887 | struct { |
888 | u32 control; | |
889 | u32 pgm_ratios; | |
68fc8742 | 890 | u32 lvds_border_bits; |
b074cec8 JB |
891 | } gmch_pfit; |
892 | ||
893 | /* Panel fitter placement and size for Ironlake+ */ | |
894 | struct { | |
895 | u32 pos; | |
896 | u32 size; | |
fd4daa9c | 897 | bool enabled; |
fabf6e51 | 898 | bool force_thru; |
b074cec8 | 899 | } pch_pfit; |
33d29b14 | 900 | |
ca3a0ff8 | 901 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 902 | int fdi_lanes; |
ca3a0ff8 | 903 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
904 | |
905 | bool ips_enabled; | |
6e644626 | 906 | bool ips_force_disable; |
cf532bb2 | 907 | |
f51be2e0 PZ |
908 | bool enable_fbc; |
909 | ||
cf532bb2 | 910 | bool double_wide; |
0e32b39c | 911 | |
0e32b39c | 912 | int pbn; |
be41e336 CK |
913 | |
914 | struct intel_crtc_scaler_state scaler_state; | |
99d736a2 ML |
915 | |
916 | /* w/a for waiting 2 vblanks during crtc enable */ | |
917 | enum pipe hsw_workaround_pipe; | |
d21fbe87 MR |
918 | |
919 | /* IVB sprite scaling w/a (WaCxSRDisabledForSpriteScaling:ivb) */ | |
920 | bool disable_lp_wm; | |
4e0963c7 | 921 | |
e8f1f02e | 922 | struct intel_crtc_wm_state wm; |
05dc698c LL |
923 | |
924 | /* Gamma mode programmed on the pipe */ | |
925 | uint32_t gamma_mode; | |
e9728bd8 VS |
926 | |
927 | /* bitmask of visible planes (enum plane_id) */ | |
928 | u8 active_planes; | |
8e021151 | 929 | u8 nv12_planes; |
15953637 | 930 | |
afbd8a72 VS |
931 | /* bitmask of planes that will be updated during the commit */ |
932 | u8 update_planes; | |
933 | ||
15953637 SS |
934 | /* HDMI scrambling status */ |
935 | bool hdmi_scrambling; | |
936 | ||
937 | /* HDMI High TMDS char rate ratio */ | |
938 | bool hdmi_high_tmds_clock_ratio; | |
60436fd4 | 939 | |
d9facae6 SS |
940 | /* Output format RGB/YCBCR etc */ |
941 | enum intel_output_format output_format; | |
668b6c17 SS |
942 | |
943 | /* Output down scaling is done in LSPCON device */ | |
944 | bool lspcon_downsampling; | |
7b610f1f MN |
945 | |
946 | /* Display Stream compression state */ | |
947 | struct { | |
948 | bool compression_enable; | |
949 | bool dsc_split; | |
950 | u16 compressed_bpp; | |
951 | u8 slice_count; | |
952 | } dsc_params; | |
953 | struct drm_dsc_config dp_dsc_cfg; | |
240999cf AS |
954 | |
955 | /* Forward Error correction State */ | |
956 | bool fec_enable; | |
b8cecdf5 DV |
957 | }; |
958 | ||
79e53945 JB |
959 | struct intel_crtc { |
960 | struct drm_crtc base; | |
80824003 | 961 | enum pipe pipe; |
08a48469 DV |
962 | /* |
963 | * Whether the crtc and the connected output pipeline is active. Implies | |
964 | * that crtc->enabled is set, i.e. the current mode configuration has | |
965 | * some outputs connected to this crtc. | |
08a48469 DV |
966 | */ |
967 | bool active; | |
d97d7b48 | 968 | u8 plane_ids_mask; |
d8fc70b7 | 969 | unsigned long long enabled_power_domains; |
02e792fb | 970 | struct intel_overlay *overlay; |
cda4b7d3 | 971 | |
6e3c9717 | 972 | struct intel_crtc_state *config; |
b8cecdf5 | 973 | |
8af29b0c CW |
974 | /* global reset count when the last flip was submitted */ |
975 | unsigned int reset_count; | |
5a21b665 | 976 | |
8664281b PZ |
977 | /* Access to these should be protected by dev_priv->irq_lock. */ |
978 | bool cpu_fifo_underrun_disabled; | |
979 | bool pch_fifo_underrun_disabled; | |
0b2ae6d7 VS |
980 | |
981 | /* per-pipe watermark state */ | |
982 | struct { | |
983 | /* watermarks currently being used */ | |
4e0963c7 MR |
984 | union { |
985 | struct intel_pipe_wm ilk; | |
7eb4941f | 986 | struct vlv_wm_state vlv; |
04548cba | 987 | struct g4x_wm_state g4x; |
4e0963c7 | 988 | } active; |
0b2ae6d7 | 989 | } wm; |
8d7849db | 990 | |
80715b2f | 991 | int scanline_offset; |
32b7eeec | 992 | |
eb120ef6 JB |
993 | struct { |
994 | unsigned start_vbl_count; | |
995 | ktime_t start_vbl_time; | |
996 | int min_vbl, max_vbl; | |
997 | int scanline_start; | |
998 | } debug; | |
85a62bf9 | 999 | |
be41e336 CK |
1000 | /* scalers available on this crtc */ |
1001 | int num_scalers; | |
79e53945 JB |
1002 | }; |
1003 | ||
b840d907 JB |
1004 | struct intel_plane { |
1005 | struct drm_plane base; | |
ed15030d | 1006 | enum i9xx_plane_id i9xx_plane; |
b14e5848 | 1007 | enum plane_id id; |
b840d907 | 1008 | enum pipe pipe; |
cf1805e6 | 1009 | bool has_fbc; |
a38189c5 | 1010 | bool has_ccs; |
a9ff8714 | 1011 | uint32_t frontbuffer_bit; |
526682e9 | 1012 | |
cd5dcbf1 VS |
1013 | struct { |
1014 | u32 base, cntl, size; | |
1015 | } cursor; | |
1016 | ||
8e7d688b MR |
1017 | /* |
1018 | * NOTE: Do not place new plane state fields here (e.g., when adding | |
1019 | * new plane properties). New runtime state should now be placed in | |
2fde1391 | 1020 | * the intel_plane_state structure and accessed via plane_state. |
8e7d688b MR |
1021 | */ |
1022 | ||
ddd5713d VS |
1023 | unsigned int (*max_stride)(struct intel_plane *plane, |
1024 | u32 pixel_format, u64 modifier, | |
1025 | unsigned int rotation); | |
282dbf9b | 1026 | void (*update_plane)(struct intel_plane *plane, |
2fde1391 ML |
1027 | const struct intel_crtc_state *crtc_state, |
1028 | const struct intel_plane_state *plane_state); | |
1ab554b0 ML |
1029 | void (*update_slave)(struct intel_plane *plane, |
1030 | const struct intel_crtc_state *crtc_state, | |
1031 | const struct intel_plane_state *plane_state); | |
282dbf9b | 1032 | void (*disable_plane)(struct intel_plane *plane, |
0dd14be3 | 1033 | const struct intel_crtc_state *crtc_state); |
eade6c89 | 1034 | bool (*get_hw_state)(struct intel_plane *plane, enum pipe *pipe); |
eb0f5044 VS |
1035 | int (*check_plane)(struct intel_crtc_state *crtc_state, |
1036 | struct intel_plane_state *plane_state); | |
b840d907 JB |
1037 | }; |
1038 | ||
b445e3b0 | 1039 | struct intel_watermark_params { |
ae9400ca TU |
1040 | u16 fifo_size; |
1041 | u16 max_wm; | |
1042 | u8 default_wm; | |
1043 | u8 guard_size; | |
1044 | u8 cacheline_size; | |
b445e3b0 ED |
1045 | }; |
1046 | ||
1047 | struct cxsr_latency { | |
c13fb778 TU |
1048 | bool is_desktop : 1; |
1049 | bool is_ddr3 : 1; | |
44a655ca TU |
1050 | u16 fsb_freq; |
1051 | u16 mem_freq; | |
1052 | u16 display_sr; | |
1053 | u16 display_hpll_disable; | |
1054 | u16 cursor_sr; | |
1055 | u16 cursor_hpll_disable; | |
b445e3b0 ED |
1056 | }; |
1057 | ||
de419ab6 | 1058 | #define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base) |
79e53945 | 1059 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
10f81c19 | 1060 | #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base) |
5daa55eb | 1061 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 1062 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 1063 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 1064 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
ea2c67bb | 1065 | #define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base) |
a268bcd7 | 1066 | #define intel_fb_obj(x) ((x) ? to_intel_bo((x)->obj[0]) : NULL) |
79e53945 | 1067 | |
f5bbfca3 | 1068 | struct intel_hdmi { |
f0f59a00 | 1069 | i915_reg_t hdmi_reg; |
f5bbfca3 | 1070 | int ddc_bus; |
b1ba124d VS |
1071 | struct { |
1072 | enum drm_dp_dual_mode_type type; | |
1073 | int max_tmds_clock; | |
1074 | } dp_dual_mode; | |
f5bbfca3 ED |
1075 | bool has_hdmi_sink; |
1076 | bool has_audio; | |
abedc077 | 1077 | bool rgb_quant_range_selectable; |
d8b4c43a | 1078 | struct intel_connector *attached_connector; |
9c229127 | 1079 | struct cec_notifier *cec_notifier; |
f5bbfca3 ED |
1080 | }; |
1081 | ||
0e32b39c | 1082 | struct intel_dp_mst_encoder; |
b091cd92 | 1083 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 | 1084 | |
fe3cd48d R |
1085 | /* |
1086 | * enum link_m_n_set: | |
1087 | * When platform provides two set of M_N registers for dp, we can | |
1088 | * program them and switch between them incase of DRRS. | |
1089 | * But When only one such register is provided, we have to program the | |
1090 | * required divider value on that registers itself based on the DRRS state. | |
1091 | * | |
1092 | * M1_N1 : Program dp_m_n on M1_N1 registers | |
1093 | * dp_m2_n2 on M2_N2 registers (If supported) | |
1094 | * | |
1095 | * M2_N2 : Program dp_m2_n2 on M1_N1 registers | |
1096 | * M2_N2 registers are not supported | |
1097 | */ | |
1098 | ||
1099 | enum link_m_n_set { | |
1100 | /* Sets the m1_n1 and m2_n2 */ | |
1101 | M1_N1 = 0, | |
1102 | M2_N2 | |
1103 | }; | |
1104 | ||
c1617abc MN |
1105 | struct intel_dp_compliance_data { |
1106 | unsigned long edid; | |
611032bf MN |
1107 | uint8_t video_pattern; |
1108 | uint16_t hdisplay, vdisplay; | |
1109 | uint8_t bpc; | |
c1617abc MN |
1110 | }; |
1111 | ||
1112 | struct intel_dp_compliance { | |
1113 | unsigned long test_type; | |
1114 | struct intel_dp_compliance_data test_data; | |
1115 | bool test_active; | |
da15f7cb MN |
1116 | int test_link_rate; |
1117 | u8 test_lane_count; | |
c1617abc MN |
1118 | }; |
1119 | ||
54d63ca6 | 1120 | struct intel_dp { |
f0f59a00 | 1121 | i915_reg_t output_reg; |
54d63ca6 | 1122 | uint32_t DP; |
901c2daf VS |
1123 | int link_rate; |
1124 | uint8_t lane_count; | |
30d9aa42 | 1125 | uint8_t sink_count; |
64ee2fd2 | 1126 | bool link_mst; |
edb2e530 | 1127 | bool link_trained; |
54d63ca6 | 1128 | bool has_audio; |
d7e8ef02 | 1129 | bool reset_link_params; |
54d63ca6 | 1130 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; |
2293bb5c | 1131 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 1132 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
86ee27b5 | 1133 | uint8_t edp_dpcd[EDP_DISPLAY_CTL_CAP_SIZE]; |
93ac092f | 1134 | u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]; |
08cadae8 | 1135 | u8 fec_capable; |
55cfc580 JN |
1136 | /* source rates */ |
1137 | int num_source_rates; | |
1138 | const int *source_rates; | |
68f357cb JN |
1139 | /* sink rates as reported by DP_MAX_LINK_RATE/DP_SUPPORTED_LINK_RATES */ |
1140 | int num_sink_rates; | |
94ca719e | 1141 | int sink_rates[DP_MAX_SUPPORTED_RATES]; |
68f357cb | 1142 | bool use_rate_select; |
975ee5fc JN |
1143 | /* intersection of source and sink rates */ |
1144 | int num_common_rates; | |
1145 | int common_rates[DP_MAX_SUPPORTED_RATES]; | |
e6c0c64a JN |
1146 | /* Max lane count for the current link */ |
1147 | int max_link_lane_count; | |
1148 | /* Max rate for the current link */ | |
1149 | int max_link_rate; | |
7b3fc170 | 1150 | /* sink or branch descriptor */ |
84c36753 | 1151 | struct drm_dp_desc desc; |
9d1a1031 | 1152 | struct drm_dp_aux aux; |
54d63ca6 SK |
1153 | uint8_t train_set[4]; |
1154 | int panel_power_up_delay; | |
1155 | int panel_power_down_delay; | |
1156 | int panel_power_cycle_delay; | |
1157 | int backlight_on_delay; | |
1158 | int backlight_off_delay; | |
54d63ca6 SK |
1159 | struct delayed_work panel_vdd_work; |
1160 | bool want_panel_vdd; | |
dce56b3c PZ |
1161 | unsigned long last_power_on; |
1162 | unsigned long last_backlight_off; | |
d28d4731 | 1163 | ktime_t panel_power_off_time; |
5d42f82a | 1164 | |
01527b31 CT |
1165 | struct notifier_block edp_notifier; |
1166 | ||
a4a5d2f8 VS |
1167 | /* |
1168 | * Pipe whose power sequencer is currently locked into | |
1169 | * this port. Only relevant on VLV/CHV. | |
1170 | */ | |
1171 | enum pipe pps_pipe; | |
9f2bdb00 VS |
1172 | /* |
1173 | * Pipe currently driving the port. Used for preventing | |
1174 | * the use of the PPS for any pipe currentrly driving | |
1175 | * external DP as that will mess things up on VLV. | |
1176 | */ | |
1177 | enum pipe active_pipe; | |
78597996 ID |
1178 | /* |
1179 | * Set if the sequencer may be reset due to a power transition, | |
1180 | * requiring a reinitialization. Only relevant on BXT. | |
1181 | */ | |
1182 | bool pps_reset; | |
36b5f425 | 1183 | struct edp_power_seq pps_delays; |
a4a5d2f8 | 1184 | |
0e32b39c DA |
1185 | bool can_mst; /* this port supports mst */ |
1186 | bool is_mst; | |
19e0b4ca | 1187 | int active_mst_links; |
0e32b39c | 1188 | /* connector directly attached - won't be use for modeset in mst world */ |
dd06f90e | 1189 | struct intel_connector *attached_connector; |
ec5b01dd | 1190 | |
0e32b39c DA |
1191 | /* mst connector list */ |
1192 | struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES]; | |
1193 | struct drm_dp_mst_topology_mgr mst_mgr; | |
1194 | ||
ec5b01dd | 1195 | uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index); |
153b1100 DL |
1196 | /* |
1197 | * This function returns the value we have to program the AUX_CTL | |
1198 | * register with to kick off an AUX transaction. | |
1199 | */ | |
1200 | uint32_t (*get_aux_send_ctl)(struct intel_dp *dp, | |
153b1100 DL |
1201 | int send_bytes, |
1202 | uint32_t aux_clock_divider); | |
ad64217b | 1203 | |
4904fa66 VS |
1204 | i915_reg_t (*aux_ch_ctl_reg)(struct intel_dp *dp); |
1205 | i915_reg_t (*aux_ch_data_reg)(struct intel_dp *dp, int index); | |
1206 | ||
ad64217b ACO |
1207 | /* This is called before a link training is starterd */ |
1208 | void (*prepare_link_retrain)(struct intel_dp *intel_dp); | |
1209 | ||
c5d5ab7a | 1210 | /* Displayport compliance testing */ |
c1617abc | 1211 | struct intel_dp_compliance compliance; |
e845f099 MN |
1212 | |
1213 | /* Display stream compression testing */ | |
1214 | bool force_dsc_en; | |
54d63ca6 SK |
1215 | }; |
1216 | ||
96e35598 SS |
1217 | enum lspcon_vendor { |
1218 | LSPCON_VENDOR_MCA, | |
1219 | LSPCON_VENDOR_PARADE | |
1220 | }; | |
1221 | ||
dbe9e61b SS |
1222 | struct intel_lspcon { |
1223 | bool active; | |
1224 | enum drm_lspcon_mode mode; | |
96e35598 | 1225 | enum lspcon_vendor vendor; |
dbe9e61b SS |
1226 | }; |
1227 | ||
da63a9f2 PZ |
1228 | struct intel_digital_port { |
1229 | struct intel_encoder base; | |
bcf53de4 | 1230 | u32 saved_port_bits; |
da63a9f2 PZ |
1231 | struct intel_dp dp; |
1232 | struct intel_hdmi hdmi; | |
dbe9e61b | 1233 | struct intel_lspcon lspcon; |
b2c5c181 | 1234 | enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool); |
b0b33846 | 1235 | bool release_cl2_override; |
ccb1a831 | 1236 | uint8_t max_lanes; |
563d22a0 ID |
1237 | /* Used for DP and ICL+ TypeC/DP and TypeC/HDMI ports. */ |
1238 | enum aux_ch aux_ch; | |
62b69566 | 1239 | enum intel_display_power_domain ddi_io_power_domain; |
f6bff60e | 1240 | bool tc_legacy_port:1; |
6075546f | 1241 | enum tc_port_type tc_type; |
f99be1b3 | 1242 | |
790ea70c | 1243 | void (*write_infoframe)(struct intel_encoder *encoder, |
f99be1b3 | 1244 | const struct intel_crtc_state *crtc_state, |
1d776538 | 1245 | unsigned int type, |
f99be1b3 | 1246 | const void *frame, ssize_t len); |
790ea70c | 1247 | void (*set_infoframes)(struct intel_encoder *encoder, |
f99be1b3 VS |
1248 | bool enable, |
1249 | const struct intel_crtc_state *crtc_state, | |
1250 | const struct drm_connector_state *conn_state); | |
790ea70c | 1251 | bool (*infoframe_enabled)(struct intel_encoder *encoder, |
f99be1b3 | 1252 | const struct intel_crtc_state *pipe_config); |
da63a9f2 PZ |
1253 | }; |
1254 | ||
0e32b39c DA |
1255 | struct intel_dp_mst_encoder { |
1256 | struct intel_encoder base; | |
1257 | enum pipe pipe; | |
1258 | struct intel_digital_port *primary; | |
0552f765 | 1259 | struct intel_connector *connector; |
0e32b39c DA |
1260 | }; |
1261 | ||
65d64cc5 | 1262 | static inline enum dpio_channel |
89b667f8 JB |
1263 | vlv_dport_to_channel(struct intel_digital_port *dport) |
1264 | { | |
8f4f2797 | 1265 | switch (dport->base.port) { |
89b667f8 | 1266 | case PORT_B: |
00fc31b7 | 1267 | case PORT_D: |
e4607fcf | 1268 | return DPIO_CH0; |
89b667f8 | 1269 | case PORT_C: |
e4607fcf | 1270 | return DPIO_CH1; |
89b667f8 JB |
1271 | default: |
1272 | BUG(); | |
1273 | } | |
1274 | } | |
1275 | ||
65d64cc5 VS |
1276 | static inline enum dpio_phy |
1277 | vlv_dport_to_phy(struct intel_digital_port *dport) | |
1278 | { | |
8f4f2797 | 1279 | switch (dport->base.port) { |
65d64cc5 VS |
1280 | case PORT_B: |
1281 | case PORT_C: | |
1282 | return DPIO_PHY0; | |
1283 | case PORT_D: | |
1284 | return DPIO_PHY1; | |
1285 | default: | |
1286 | BUG(); | |
1287 | } | |
1288 | } | |
1289 | ||
1290 | static inline enum dpio_channel | |
eb69b0e5 CML |
1291 | vlv_pipe_to_channel(enum pipe pipe) |
1292 | { | |
1293 | switch (pipe) { | |
1294 | case PIPE_A: | |
1295 | case PIPE_C: | |
1296 | return DPIO_CH0; | |
1297 | case PIPE_B: | |
1298 | return DPIO_CH1; | |
1299 | default: | |
1300 | BUG(); | |
1301 | } | |
1302 | } | |
1303 | ||
e2af48c6 | 1304 | static inline struct intel_crtc * |
b91eb5cc | 1305 | intel_get_crtc_for_pipe(struct drm_i915_private *dev_priv, enum pipe pipe) |
f875c15a | 1306 | { |
f875c15a CW |
1307 | return dev_priv->pipe_to_crtc_mapping[pipe]; |
1308 | } | |
1309 | ||
e2af48c6 | 1310 | static inline struct intel_crtc * |
ed15030d | 1311 | intel_get_crtc_for_plane(struct drm_i915_private *dev_priv, enum i9xx_plane_id plane) |
417ae147 | 1312 | { |
417ae147 CW |
1313 | return dev_priv->plane_to_crtc_mapping[plane]; |
1314 | } | |
1315 | ||
5f1aae65 | 1316 | struct intel_load_detect_pipe { |
edde3617 | 1317 | struct drm_atomic_state *restore_state; |
5f1aae65 | 1318 | }; |
79e53945 | 1319 | |
5f1aae65 PZ |
1320 | static inline struct intel_encoder * |
1321 | intel_attached_encoder(struct drm_connector *connector) | |
df0e9248 CW |
1322 | { |
1323 | return to_intel_connector(connector)->encoder; | |
1324 | } | |
1325 | ||
4ef03f83 | 1326 | static inline bool intel_encoder_is_dig_port(struct intel_encoder *encoder) |
da63a9f2 | 1327 | { |
4ef03f83 | 1328 | switch (encoder->type) { |
7e732cac | 1329 | case INTEL_OUTPUT_DDI: |
9a5da00b ACO |
1330 | case INTEL_OUTPUT_DP: |
1331 | case INTEL_OUTPUT_EDP: | |
1332 | case INTEL_OUTPUT_HDMI: | |
4ef03f83 VS |
1333 | return true; |
1334 | default: | |
1335 | return false; | |
1336 | } | |
1337 | } | |
1338 | ||
1339 | static inline struct intel_digital_port * | |
1340 | enc_to_dig_port(struct drm_encoder *encoder) | |
1341 | { | |
1342 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); | |
1343 | ||
1344 | if (intel_encoder_is_dig_port(intel_encoder)) | |
9a5da00b ACO |
1345 | return container_of(encoder, struct intel_digital_port, |
1346 | base.base); | |
4ef03f83 | 1347 | else |
9a5da00b | 1348 | return NULL; |
9ff8c9ba ID |
1349 | } |
1350 | ||
bdc93fe0 R |
1351 | static inline struct intel_digital_port * |
1352 | conn_to_dig_port(struct intel_connector *connector) | |
1353 | { | |
1354 | return enc_to_dig_port(&intel_attached_encoder(&connector->base)->base); | |
1355 | } | |
1356 | ||
0e32b39c DA |
1357 | static inline struct intel_dp_mst_encoder * |
1358 | enc_to_mst(struct drm_encoder *encoder) | |
1359 | { | |
1360 | return container_of(encoder, struct intel_dp_mst_encoder, base.base); | |
1361 | } | |
1362 | ||
9ff8c9ba ID |
1363 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
1364 | { | |
1365 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
1366 | } |
1367 | ||
14aa521c VS |
1368 | static inline bool intel_encoder_is_dp(struct intel_encoder *encoder) |
1369 | { | |
1370 | switch (encoder->type) { | |
1371 | case INTEL_OUTPUT_DP: | |
1372 | case INTEL_OUTPUT_EDP: | |
1373 | return true; | |
1374 | case INTEL_OUTPUT_DDI: | |
1375 | /* Skip pure HDMI/DVI DDI encoders */ | |
1376 | return i915_mmio_reg_valid(enc_to_intel_dp(&encoder->base)->output_reg); | |
1377 | default: | |
1378 | return false; | |
1379 | } | |
1380 | } | |
1381 | ||
06c812d7 SS |
1382 | static inline struct intel_lspcon * |
1383 | enc_to_intel_lspcon(struct drm_encoder *encoder) | |
1384 | { | |
1385 | return &enc_to_dig_port(encoder)->lspcon; | |
1386 | } | |
1387 | ||
da63a9f2 PZ |
1388 | static inline struct intel_digital_port * |
1389 | dp_to_dig_port(struct intel_dp *intel_dp) | |
1390 | { | |
1391 | return container_of(intel_dp, struct intel_digital_port, dp); | |
1392 | } | |
1393 | ||
dd75f6dd ID |
1394 | static inline struct intel_lspcon * |
1395 | dp_to_lspcon(struct intel_dp *intel_dp) | |
1396 | { | |
1397 | return &dp_to_dig_port(intel_dp)->lspcon; | |
1398 | } | |
1399 | ||
de25eb7f RV |
1400 | static inline struct drm_i915_private * |
1401 | dp_to_i915(struct intel_dp *intel_dp) | |
1402 | { | |
1403 | return to_i915(dp_to_dig_port(intel_dp)->base.base.dev); | |
1404 | } | |
1405 | ||
da63a9f2 PZ |
1406 | static inline struct intel_digital_port * |
1407 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
1408 | { | |
1409 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
1410 | } |
1411 | ||
1ab554b0 ML |
1412 | static inline struct intel_plane_state * |
1413 | intel_atomic_get_plane_state(struct intel_atomic_state *state, | |
1414 | struct intel_plane *plane) | |
1415 | { | |
1416 | struct drm_plane_state *ret = | |
1417 | drm_atomic_get_plane_state(&state->base, &plane->base); | |
1418 | ||
1419 | if (IS_ERR(ret)) | |
1420 | return ERR_CAST(ret); | |
1421 | ||
1422 | return to_intel_plane_state(ret); | |
1423 | } | |
1424 | ||
1425 | static inline struct intel_plane_state * | |
1426 | intel_atomic_get_old_plane_state(struct intel_atomic_state *state, | |
1427 | struct intel_plane *plane) | |
1428 | { | |
1429 | return to_intel_plane_state(drm_atomic_get_old_plane_state(&state->base, | |
1430 | &plane->base)); | |
1431 | } | |
1432 | ||
b2b55502 VS |
1433 | static inline struct intel_plane_state * |
1434 | intel_atomic_get_new_plane_state(struct intel_atomic_state *state, | |
1435 | struct intel_plane *plane) | |
1436 | { | |
1437 | return to_intel_plane_state(drm_atomic_get_new_plane_state(&state->base, | |
1438 | &plane->base)); | |
1439 | } | |
1440 | ||
7b510451 VS |
1441 | static inline struct intel_crtc_state * |
1442 | intel_atomic_get_old_crtc_state(struct intel_atomic_state *state, | |
1443 | struct intel_crtc *crtc) | |
1444 | { | |
1445 | return to_intel_crtc_state(drm_atomic_get_old_crtc_state(&state->base, | |
1446 | &crtc->base)); | |
1447 | } | |
1448 | ||
d3a8fb32 VS |
1449 | static inline struct intel_crtc_state * |
1450 | intel_atomic_get_new_crtc_state(struct intel_atomic_state *state, | |
1451 | struct intel_crtc *crtc) | |
1452 | { | |
1453 | return to_intel_crtc_state(drm_atomic_get_new_crtc_state(&state->base, | |
1454 | &crtc->base)); | |
1455 | } | |
1456 | ||
47339cd9 | 1457 | /* intel_fifo_underrun.c */ |
a72e4c9f | 1458 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 | 1459 | enum pipe pipe, bool enable); |
a72e4c9f | 1460 | bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
a2196033 | 1461 | enum pipe pch_transcoder, |
87440425 | 1462 | bool enable); |
1f7247c0 DV |
1463 | void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, |
1464 | enum pipe pipe); | |
1465 | void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, | |
a2196033 | 1466 | enum pipe pch_transcoder); |
aca7b684 VS |
1467 | void intel_check_cpu_fifo_underruns(struct drm_i915_private *dev_priv); |
1468 | void intel_check_pch_fifo_underruns(struct drm_i915_private *dev_priv); | |
47339cd9 DV |
1469 | |
1470 | /* i915_irq.c */ | |
480c8033 DV |
1471 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
1472 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
f4e9af4f AG |
1473 | void gen6_mask_pm_irq(struct drm_i915_private *dev_priv, u32 mask); |
1474 | void gen6_unmask_pm_irq(struct drm_i915_private *dev_priv, u32 mask); | |
d02b98b8 | 1475 | void gen11_reset_rps_interrupts(struct drm_i915_private *dev_priv); |
dc97997a | 1476 | void gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv); |
91d14251 TU |
1477 | void gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv); |
1478 | void gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv); | |
1300b4f8 CW |
1479 | |
1480 | static inline u32 gen6_sanitize_rps_pm_mask(const struct drm_i915_private *i915, | |
1481 | u32 mask) | |
1482 | { | |
562d9bae | 1483 | return mask & ~i915->gt_pm.rps.pm_intrmsk_mbz; |
1300b4f8 CW |
1484 | } |
1485 | ||
b963291c DV |
1486 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv); |
1487 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv); | |
9df7575f JB |
1488 | static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv) |
1489 | { | |
1490 | /* | |
1491 | * We only use drm_irq_uninstall() at unload and VT switch, so | |
1492 | * this is the only thing we need to check. | |
1493 | */ | |
ad1443f0 | 1494 | return dev_priv->runtime_pm.irqs_enabled; |
9df7575f JB |
1495 | } |
1496 | ||
a225f079 | 1497 | int intel_get_crtc_scanline(struct intel_crtc *crtc); |
4c6c03be | 1498 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
001bd2cb | 1499 | u8 pipe_mask); |
aae8ba84 | 1500 | void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv, |
001bd2cb | 1501 | u8 pipe_mask); |
26705e20 SAK |
1502 | void gen9_reset_guc_interrupts(struct drm_i915_private *dev_priv); |
1503 | void gen9_enable_guc_interrupts(struct drm_i915_private *dev_priv); | |
1504 | void gen9_disable_guc_interrupts(struct drm_i915_private *dev_priv); | |
5f1aae65 | 1505 | |
5f1aae65 | 1506 | /* intel_crt.c */ |
6102a8ee VS |
1507 | bool intel_crt_port_enabled(struct drm_i915_private *dev_priv, |
1508 | i915_reg_t adpa_reg, enum pipe *pipe); | |
c39055b0 | 1509 | void intel_crt_init(struct drm_i915_private *dev_priv); |
9504a892 | 1510 | void intel_crt_reset(struct drm_encoder *encoder); |
5f1aae65 PZ |
1511 | |
1512 | /* intel_ddi.c */ | |
b7076546 | 1513 | void intel_ddi_fdi_post_disable(struct intel_encoder *intel_encoder, |
5f88a9c6 VS |
1514 | const struct intel_crtc_state *old_crtc_state, |
1515 | const struct drm_connector_state *old_conn_state); | |
dc4a1094 ACO |
1516 | void hsw_fdi_link_train(struct intel_crtc *crtc, |
1517 | const struct intel_crtc_state *crtc_state); | |
c39055b0 | 1518 | void intel_ddi_init(struct drm_i915_private *dev_priv, enum port port); |
87440425 | 1519 | bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe); |
3dc38eea | 1520 | void intel_ddi_enable_transcoder_func(const struct intel_crtc_state *crtc_state); |
90c3e219 | 1521 | void intel_ddi_disable_transcoder_func(const struct intel_crtc_state *crtc_state); |
3dc38eea ACO |
1522 | void intel_ddi_enable_pipe_clock(const struct intel_crtc_state *crtc_state); |
1523 | void intel_ddi_disable_pipe_clock(const struct intel_crtc_state *crtc_state); | |
3dc38eea | 1524 | void intel_ddi_set_pipe_settings(const struct intel_crtc_state *crtc_state); |
ad64217b | 1525 | void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp); |
87440425 | 1526 | bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); |
87440425 | 1527 | void intel_ddi_get_config(struct intel_encoder *encoder, |
5cec258b | 1528 | struct intel_crtc_state *pipe_config); |
5f1aae65 | 1529 | |
3dc38eea ACO |
1530 | void intel_ddi_set_vc_payload_alloc(const struct intel_crtc_state *crtc_state, |
1531 | bool state); | |
53e9bf5e VS |
1532 | void intel_ddi_compute_min_voltage_level(struct drm_i915_private *dev_priv, |
1533 | struct intel_crtc_state *crtc_state); | |
d509af6c | 1534 | u32 bxt_signal_levels(struct intel_dp *intel_dp); |
f8896f5d | 1535 | uint32_t ddi_signal_levels(struct intel_dp *intel_dp); |
ffe5111e | 1536 | u8 intel_ddi_dp_voltage_max(struct intel_encoder *encoder); |
4718a365 VS |
1537 | u8 intel_ddi_dp_pre_emphasis_max(struct intel_encoder *encoder, |
1538 | u8 voltage_swing); | |
2320175f SP |
1539 | int intel_ddi_toggle_hdcp_signalling(struct intel_encoder *intel_encoder, |
1540 | bool enable); | |
70332ac5 | 1541 | void icl_sanitize_encoder_pll_mapping(struct intel_encoder *encoder); |
8327af28 VK |
1542 | int cnl_calc_wrpll_link(struct drm_i915_private *dev_priv, |
1543 | enum intel_dpll_id pll_id); | |
ffe5111e | 1544 | |
d88c4afd | 1545 | unsigned int intel_fb_align_height(const struct drm_framebuffer *fb, |
5d2a1950 | 1546 | int color_plane, unsigned int height); |
b680c37a | 1547 | |
7c10a2b5 | 1548 | /* intel_audio.c */ |
88212941 | 1549 | void intel_init_audio_hooks(struct drm_i915_private *dev_priv); |
bbf35e9d ML |
1550 | void intel_audio_codec_enable(struct intel_encoder *encoder, |
1551 | const struct intel_crtc_state *crtc_state, | |
1552 | const struct drm_connector_state *conn_state); | |
8ec47de2 VS |
1553 | void intel_audio_codec_disable(struct intel_encoder *encoder, |
1554 | const struct intel_crtc_state *old_crtc_state, | |
1555 | const struct drm_connector_state *old_conn_state); | |
58fddc28 ID |
1556 | void i915_audio_component_init(struct drm_i915_private *dev_priv); |
1557 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv); | |
eef57324 JA |
1558 | void intel_audio_init(struct drm_i915_private *dev_priv); |
1559 | void intel_audio_deinit(struct drm_i915_private *dev_priv); | |
7c10a2b5 | 1560 | |
7ff89ca2 | 1561 | /* intel_cdclk.c */ |
d305e061 | 1562 | int intel_crtc_compute_min_cdclk(const struct intel_crtc_state *crtc_state); |
e1cd3325 PZ |
1563 | void skl_init_cdclk(struct drm_i915_private *dev_priv); |
1564 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
d8d4a512 VS |
1565 | void cnl_init_cdclk(struct drm_i915_private *dev_priv); |
1566 | void cnl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
e1cd3325 PZ |
1567 | void bxt_init_cdclk(struct drm_i915_private *dev_priv); |
1568 | void bxt_uninit_cdclk(struct drm_i915_private *dev_priv); | |
186a277e PZ |
1569 | void icl_init_cdclk(struct drm_i915_private *dev_priv); |
1570 | void icl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
7ff89ca2 VS |
1571 | void intel_init_cdclk_hooks(struct drm_i915_private *dev_priv); |
1572 | void intel_update_max_cdclk(struct drm_i915_private *dev_priv); | |
1573 | void intel_update_cdclk(struct drm_i915_private *dev_priv); | |
1574 | void intel_update_rawclk(struct drm_i915_private *dev_priv); | |
64600bd5 | 1575 | bool intel_cdclk_needs_modeset(const struct intel_cdclk_state *a, |
49cd97a3 | 1576 | const struct intel_cdclk_state *b); |
64600bd5 VS |
1577 | bool intel_cdclk_changed(const struct intel_cdclk_state *a, |
1578 | const struct intel_cdclk_state *b); | |
b0587e4d VS |
1579 | void intel_set_cdclk(struct drm_i915_private *dev_priv, |
1580 | const struct intel_cdclk_state *cdclk_state); | |
cfddadc9 VS |
1581 | void intel_dump_cdclk_state(const struct intel_cdclk_state *cdclk_state, |
1582 | const char *context); | |
7ff89ca2 | 1583 | |
b680c37a | 1584 | /* intel_display.c */ |
2ee0da16 VS |
1585 | void i830_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe); |
1586 | void i830_disable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe); | |
a2196033 | 1587 | enum pipe intel_crtc_pch_transcoder(struct intel_crtc *crtc); |
49cd97a3 | 1588 | int vlv_get_hpll_vco(struct drm_i915_private *dev_priv); |
c30fec65 VS |
1589 | int vlv_get_cck_clock(struct drm_i915_private *dev_priv, |
1590 | const char *name, u32 reg, int ref_freq); | |
7ff89ca2 VS |
1591 | int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv, |
1592 | const char *name, u32 reg); | |
b7076546 ML |
1593 | void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv); |
1594 | void lpt_disable_iclkip(struct drm_i915_private *dev_priv); | |
88212941 | 1595 | void intel_init_display_hooks(struct drm_i915_private *dev_priv); |
6687c906 | 1596 | unsigned int intel_fb_xy_to_linear(int x, int y, |
2949056c VS |
1597 | const struct intel_plane_state *state, |
1598 | int plane); | |
6687c906 | 1599 | void intel_add_fb_offsets(int *x, int *y, |
2949056c | 1600 | const struct intel_plane_state *state, int plane); |
1663b9d6 | 1601 | unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info); |
49d73912 | 1602 | bool intel_has_pending_fb_unpin(struct drm_i915_private *dev_priv); |
7d993739 TU |
1603 | void intel_mark_busy(struct drm_i915_private *dev_priv); |
1604 | void intel_mark_idle(struct drm_i915_private *dev_priv); | |
70e0bd74 | 1605 | int intel_display_suspend(struct drm_device *dev); |
8090ba8c | 1606 | void intel_pps_unlock_regs_wa(struct drm_i915_private *dev_priv); |
87440425 | 1607 | void intel_encoder_destroy(struct drm_encoder *encoder); |
de330815 VS |
1608 | struct drm_display_mode * |
1609 | intel_encoder_current_mode(struct intel_encoder *encoder); | |
176597a1 | 1610 | bool intel_port_is_combophy(struct drm_i915_private *dev_priv, enum port port); |
ac213c1b PZ |
1611 | bool intel_port_is_tc(struct drm_i915_private *dev_priv, enum port port); |
1612 | enum tc_port intel_port_to_tc(struct drm_i915_private *dev_priv, | |
1613 | enum port port); | |
6a20fe7b VS |
1614 | int intel_get_pipe_from_crtc_id_ioctl(struct drm_device *dev, void *data, |
1615 | struct drm_file *file_priv); | |
87440425 PZ |
1616 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1617 | enum pipe pipe); | |
2d84d2b3 VS |
1618 | static inline bool |
1619 | intel_crtc_has_type(const struct intel_crtc_state *crtc_state, | |
1620 | enum intel_output_type type) | |
1621 | { | |
1622 | return crtc_state->output_types & (1 << type); | |
1623 | } | |
37a5650b VS |
1624 | static inline bool |
1625 | intel_crtc_has_dp_encoder(const struct intel_crtc_state *crtc_state) | |
1626 | { | |
1627 | return crtc_state->output_types & | |
cca0502b | 1628 | ((1 << INTEL_OUTPUT_DP) | |
37a5650b VS |
1629 | (1 << INTEL_OUTPUT_DP_MST) | |
1630 | (1 << INTEL_OUTPUT_EDP)); | |
1631 | } | |
4f905cf9 | 1632 | static inline void |
0f0f74bc | 1633 | intel_wait_for_vblank(struct drm_i915_private *dev_priv, enum pipe pipe) |
4f905cf9 | 1634 | { |
0f0f74bc | 1635 | drm_wait_one_vblank(&dev_priv->drm, pipe); |
4f905cf9 | 1636 | } |
0c241d5b | 1637 | static inline void |
0f0f74bc | 1638 | intel_wait_for_vblank_if_active(struct drm_i915_private *dev_priv, int pipe) |
0c241d5b | 1639 | { |
b91eb5cc | 1640 | const struct intel_crtc *crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
0c241d5b VS |
1641 | |
1642 | if (crtc->active) | |
0f0f74bc | 1643 | intel_wait_for_vblank(dev_priv, pipe); |
0c241d5b | 1644 | } |
a2991414 ML |
1645 | |
1646 | u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc); | |
1647 | ||
87440425 | 1648 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
e4607fcf | 1649 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1650 | struct intel_digital_port *dport, |
1651 | unsigned int expected_mask); | |
6c5ed5ae | 1652 | int intel_get_load_detect_pipe(struct drm_connector *connector, |
bacdcd55 | 1653 | const struct drm_display_mode *mode, |
6c5ed5ae ML |
1654 | struct intel_load_detect_pipe *old, |
1655 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 1656 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
1657 | struct intel_load_detect_pipe *old, |
1658 | struct drm_modeset_acquire_ctx *ctx); | |
058d88c4 | 1659 | struct i915_vma * |
5935485f | 1660 | intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb, |
f5929c53 | 1661 | const struct i915_ggtt_view *view, |
f7a02ad7 | 1662 | bool uses_fence, |
5935485f CW |
1663 | unsigned long *out_flags); |
1664 | void intel_unpin_fb_vma(struct i915_vma *vma, unsigned long flags); | |
a8bb6818 | 1665 | struct drm_framebuffer * |
24dbf51a CW |
1666 | intel_framebuffer_create(struct drm_i915_gem_object *obj, |
1667 | struct drm_mode_fb_cmd2 *mode_cmd); | |
6beb8c23 | 1668 | int intel_prepare_plane_fb(struct drm_plane *plane, |
1832040d | 1669 | struct drm_plane_state *new_state); |
38f3ce3a | 1670 | void intel_cleanup_plane_fb(struct drm_plane *plane, |
1832040d | 1671 | struct drm_plane_state *old_state); |
a98b3431 MR |
1672 | int intel_plane_atomic_get_property(struct drm_plane *plane, |
1673 | const struct drm_plane_state *state, | |
1674 | struct drm_property *property, | |
1675 | uint64_t *val); | |
1676 | int intel_plane_atomic_set_property(struct drm_plane *plane, | |
1677 | struct drm_plane_state *state, | |
1678 | struct drm_property *property, | |
1679 | uint64_t val); | |
b2b55502 VS |
1680 | int intel_plane_atomic_calc_changes(const struct intel_crtc_state *old_crtc_state, |
1681 | struct drm_crtc_state *crtc_state, | |
1682 | const struct intel_plane_state *old_plane_state, | |
da20eabd | 1683 | struct drm_plane_state *plane_state); |
716c2e55 | 1684 | |
7abd4b35 ACO |
1685 | void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1686 | enum pipe pipe); | |
1687 | ||
30ad9814 | 1688 | int vlv_force_pll_on(struct drm_i915_private *dev_priv, enum pipe pipe, |
3f36b937 | 1689 | const struct dpll *dpll); |
30ad9814 | 1690 | void vlv_force_pll_off(struct drm_i915_private *dev_priv, enum pipe pipe); |
8802e5b6 | 1691 | int lpt_get_iclkip(struct drm_i915_private *dev_priv); |
d288f65f | 1692 | |
716c2e55 | 1693 | /* modesetting asserts */ |
b680c37a DV |
1694 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1695 | enum pipe pipe); | |
55607e8a DV |
1696 | void assert_pll(struct drm_i915_private *dev_priv, |
1697 | enum pipe pipe, bool state); | |
1698 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
1699 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
8563b1e8 LL |
1700 | void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state); |
1701 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1702 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
55607e8a DV |
1703 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1704 | enum pipe pipe, bool state); | |
1705 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
1706 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
87440425 | 1707 | void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state); |
b840d907 JB |
1708 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) |
1709 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
c033666a CW |
1710 | void intel_prepare_reset(struct drm_i915_private *dev_priv); |
1711 | void intel_finish_reset(struct drm_i915_private *dev_priv); | |
a14cb6fc PZ |
1712 | void hsw_enable_pc8(struct drm_i915_private *dev_priv); |
1713 | void hsw_disable_pc8(struct drm_i915_private *dev_priv); | |
da2f41d1 | 1714 | void gen9_sanitize_dc_state(struct drm_i915_private *dev_priv); |
664326f8 SK |
1715 | void bxt_enable_dc9(struct drm_i915_private *dev_priv); |
1716 | void bxt_disable_dc9(struct drm_i915_private *dev_priv); | |
f62c79b3 | 1717 | void gen9_enable_dc5(struct drm_i915_private *dev_priv); |
c89e39f3 | 1718 | unsigned int skl_cdclk_get_vco(unsigned int freq); |
3e68928b | 1719 | void skl_enable_dc6(struct drm_i915_private *dev_priv); |
87440425 | 1720 | void intel_dp_get_m_n(struct intel_crtc *crtc, |
5cec258b | 1721 | struct intel_crtc_state *pipe_config); |
4c354754 ML |
1722 | void intel_dp_set_m_n(const struct intel_crtc_state *crtc_state, |
1723 | enum link_m_n_set m_n); | |
87440425 | 1724 | int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n); |
5ab7b0b7 | 1725 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
9e2c8475 ACO |
1726 | struct dpll *best_clock); |
1727 | int chv_calc_dpll_params(int refclk, struct dpll *pll_clock); | |
dccbea3b | 1728 | |
525b9311 | 1729 | bool intel_crtc_active(struct intel_crtc *crtc); |
24f28450 | 1730 | bool hsw_crtc_state_ips_capable(const struct intel_crtc_state *crtc_state); |
199ea381 ML |
1731 | void hsw_enable_ips(const struct intel_crtc_state *crtc_state); |
1732 | void hsw_disable_ips(const struct intel_crtc_state *crtc_state); | |
79f255a0 | 1733 | enum intel_display_power_domain intel_port_to_power_domain(enum port port); |
337837ac ID |
1734 | enum intel_display_power_domain |
1735 | intel_aux_power_domain(struct intel_digital_port *dig_port); | |
f6a83288 | 1736 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 1737 | struct intel_crtc_state *pipe_config); |
d52ad9cb ML |
1738 | void intel_crtc_arm_fifo_underrun(struct intel_crtc *crtc, |
1739 | struct intel_crtc_state *crtc_state); | |
86adf9d7 | 1740 | |
e7a278a3 | 1741 | u16 skl_scaler_calc_phase(int sub, int scale, bool chroma_center); |
e435d6e5 | 1742 | int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state); |
4e0b83a5 VS |
1743 | int skl_max_scale(const struct intel_crtc_state *crtc_state, |
1744 | u32 pixel_format); | |
8ea30864 | 1745 | |
be1e3415 CW |
1746 | static inline u32 intel_plane_ggtt_offset(const struct intel_plane_state *state) |
1747 | { | |
1748 | return i915_ggtt_offset(state->vma); | |
1749 | } | |
dedf278c | 1750 | |
4036c78c JA |
1751 | u32 glk_plane_color_ctl(const struct intel_crtc_state *crtc_state, |
1752 | const struct intel_plane_state *plane_state); | |
2e881264 VS |
1753 | u32 skl_plane_ctl(const struct intel_crtc_state *crtc_state, |
1754 | const struct intel_plane_state *plane_state); | |
38f24f21 | 1755 | u32 glk_color_ctl(const struct intel_plane_state *plane_state); |
df79cf44 VS |
1756 | u32 skl_plane_stride(const struct intel_plane_state *plane_state, |
1757 | int plane); | |
73266595 | 1758 | int skl_check_plane_surface(struct intel_plane_state *plane_state); |
f9407ae1 | 1759 | int i9xx_check_plane_surface(struct intel_plane_state *plane_state); |
ddf34319 | 1760 | int skl_format_to_fourcc(int format, bool rgb_order, bool alpha); |
ddd5713d VS |
1761 | unsigned int i9xx_plane_max_stride(struct intel_plane *plane, |
1762 | u32 pixel_format, u64 modifier, | |
1763 | unsigned int rotation); | |
121920fa | 1764 | |
360fa66a | 1765 | /* intel_connector.c */ |
1c21348d JN |
1766 | int intel_connector_init(struct intel_connector *connector); |
1767 | struct intel_connector *intel_connector_alloc(void); | |
1768 | void intel_connector_free(struct intel_connector *connector); | |
1769 | void intel_connector_destroy(struct drm_connector *connector); | |
1770 | int intel_connector_register(struct drm_connector *connector); | |
1771 | void intel_connector_unregister(struct drm_connector *connector); | |
1772 | void intel_connector_attach_encoder(struct intel_connector *connector, | |
1773 | struct intel_encoder *encoder); | |
1774 | bool intel_connector_get_hw_state(struct intel_connector *connector); | |
046c9bca | 1775 | enum pipe intel_connector_get_pipe(struct intel_connector *connector); |
360fa66a JN |
1776 | int intel_connector_update_modes(struct drm_connector *connector, |
1777 | struct edid *edid); | |
1778 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); | |
1779 | void intel_attach_force_audio_property(struct drm_connector *connector); | |
1780 | void intel_attach_broadcast_rgb_property(struct drm_connector *connector); | |
1781 | void intel_attach_aspect_ratio_property(struct drm_connector *connector); | |
1782 | ||
eb805623 | 1783 | /* intel_csr.c */ |
f4448375 | 1784 | void intel_csr_ucode_init(struct drm_i915_private *); |
2abc525b | 1785 | void intel_csr_load_program(struct drm_i915_private *); |
f4448375 | 1786 | void intel_csr_ucode_fini(struct drm_i915_private *); |
f74ed08d ID |
1787 | void intel_csr_ucode_suspend(struct drm_i915_private *); |
1788 | void intel_csr_ucode_resume(struct drm_i915_private *); | |
eb805623 | 1789 | |
5f1aae65 | 1790 | /* intel_dp.c */ |
59b74c49 VS |
1791 | bool intel_dp_port_enabled(struct drm_i915_private *dev_priv, |
1792 | i915_reg_t dp_reg, enum port port, | |
1793 | enum pipe *pipe); | |
c39055b0 ACO |
1794 | bool intel_dp_init(struct drm_i915_private *dev_priv, i915_reg_t output_reg, |
1795 | enum port port); | |
87440425 PZ |
1796 | bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
1797 | struct intel_connector *intel_connector); | |
901c2daf | 1798 | void intel_dp_set_link_params(struct intel_dp *intel_dp, |
dfa10480 ACO |
1799 | int link_rate, uint8_t lane_count, |
1800 | bool link_mst); | |
fdb14d33 MN |
1801 | int intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp, |
1802 | int link_rate, uint8_t lane_count); | |
87440425 | 1803 | void intel_dp_start_link_train(struct intel_dp *intel_dp); |
87440425 | 1804 | void intel_dp_stop_link_train(struct intel_dp *intel_dp); |
c85d200e VS |
1805 | int intel_dp_retrain_link(struct intel_encoder *encoder, |
1806 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 1807 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); |
2279298d GS |
1808 | void intel_dp_sink_set_decompression_state(struct intel_dp *intel_dp, |
1809 | const struct intel_crtc_state *crtc_state, | |
1810 | bool enable); | |
bf93ba67 ID |
1811 | void intel_dp_encoder_reset(struct drm_encoder *encoder); |
1812 | void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder); | |
f6bff60e | 1813 | void intel_dp_encoder_flush_work(struct drm_encoder *encoder); |
87440425 | 1814 | bool intel_dp_compute_config(struct intel_encoder *encoder, |
0a478c27 ML |
1815 | struct intel_crtc_state *pipe_config, |
1816 | struct drm_connector_state *conn_state); | |
1853a9da | 1817 | bool intel_dp_is_edp(struct intel_dp *intel_dp); |
7b91bf7f | 1818 | bool intel_dp_is_port_edp(struct drm_i915_private *dev_priv, enum port port); |
b2c5c181 DV |
1819 | enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, |
1820 | bool long_hpd); | |
b037d58f ML |
1821 | void intel_edp_backlight_on(const struct intel_crtc_state *crtc_state, |
1822 | const struct drm_connector_state *conn_state); | |
1823 | void intel_edp_backlight_off(const struct drm_connector_state *conn_state); | |
24f3e092 | 1824 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 DV |
1825 | void intel_edp_panel_on(struct intel_dp *intel_dp); |
1826 | void intel_edp_panel_off(struct intel_dp *intel_dp); | |
1a4313d1 VS |
1827 | void intel_dp_mst_suspend(struct drm_i915_private *dev_priv); |
1828 | void intel_dp_mst_resume(struct drm_i915_private *dev_priv); | |
50fec21a | 1829 | int intel_dp_max_link_rate(struct intel_dp *intel_dp); |
3d65a735 | 1830 | int intel_dp_max_lane_count(struct intel_dp *intel_dp); |
ed4e9c1d | 1831 | int intel_dp_rate_select(struct intel_dp *intel_dp, int rate); |
0e32b39c | 1832 | void intel_dp_hot_plug(struct intel_encoder *intel_encoder); |
78597996 | 1833 | void intel_power_sequencer_reset(struct drm_i915_private *dev_priv); |
0bc12bcb | 1834 | uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes); |
4a3b8769 | 1835 | void intel_plane_destroy(struct drm_plane *plane); |
85cb48a1 | 1836 | void intel_edp_drrs_enable(struct intel_dp *intel_dp, |
5f88a9c6 | 1837 | const struct intel_crtc_state *crtc_state); |
85cb48a1 | 1838 | void intel_edp_drrs_disable(struct intel_dp *intel_dp, |
5f88a9c6 | 1839 | const struct intel_crtc_state *crtc_state); |
5748b6a1 CW |
1840 | void intel_edp_drrs_invalidate(struct drm_i915_private *dev_priv, |
1841 | unsigned int frontbuffer_bits); | |
1842 | void intel_edp_drrs_flush(struct drm_i915_private *dev_priv, | |
1843 | unsigned int frontbuffer_bits); | |
0bc12bcb | 1844 | |
94223d04 ACO |
1845 | void |
1846 | intel_dp_program_link_training_pattern(struct intel_dp *intel_dp, | |
1847 | uint8_t dp_train_pat); | |
1848 | void | |
1849 | intel_dp_set_signal_levels(struct intel_dp *intel_dp); | |
1850 | void intel_dp_set_idle_link_train(struct intel_dp *intel_dp); | |
1851 | uint8_t | |
1852 | intel_dp_voltage_max(struct intel_dp *intel_dp); | |
1853 | uint8_t | |
1854 | intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing); | |
1855 | void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, | |
1856 | uint8_t *link_bw, uint8_t *rate_select); | |
e588fa18 | 1857 | bool intel_dp_source_supports_hbr2(struct intel_dp *intel_dp); |
2edd5327 | 1858 | bool intel_dp_source_supports_hbr3(struct intel_dp *intel_dp); |
94223d04 ACO |
1859 | bool |
1860 | intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]); | |
d9218c8f MN |
1861 | uint16_t intel_dp_dsc_get_output_bpp(int link_clock, uint8_t lane_count, |
1862 | int mode_clock, int mode_hdisplay); | |
1863 | uint8_t intel_dp_dsc_get_slice_count(struct intel_dp *intel_dp, int mode_clock, | |
1864 | int mode_hdisplay); | |
94223d04 | 1865 | |
168243c1 GS |
1866 | /* intel_vdsc.c */ |
1867 | int intel_dp_compute_dsc_params(struct intel_dp *intel_dp, | |
1868 | struct intel_crtc_state *pipe_config); | |
a24c62f9 MN |
1869 | enum intel_display_power_domain |
1870 | intel_dsc_power_domain(const struct intel_crtc_state *crtc_state); | |
168243c1 | 1871 | |
419b1b7a ACO |
1872 | static inline unsigned int intel_dp_unused_lane_mask(int lane_count) |
1873 | { | |
1874 | return ~((1 << lane_count) - 1) & 0xf; | |
1875 | } | |
1876 | ||
24e807e7 | 1877 | bool intel_dp_read_dpcd(struct intel_dp *intel_dp); |
22a2c8e0 DP |
1878 | int intel_dp_link_required(int pixel_clock, int bpp); |
1879 | int intel_dp_max_data_rate(int max_link_clock, int max_lanes); | |
7533eb4f | 1880 | bool intel_digital_port_connected(struct intel_encoder *encoder); |
f6bff60e ID |
1881 | void icl_tc_phy_disconnect(struct drm_i915_private *dev_priv, |
1882 | struct intel_digital_port *dig_port); | |
24e807e7 | 1883 | |
e7156c83 YA |
1884 | /* intel_dp_aux_backlight.c */ |
1885 | int intel_dp_aux_init_backlight_funcs(struct intel_connector *intel_connector); | |
1886 | ||
0e32b39c DA |
1887 | /* intel_dp_mst.c */ |
1888 | int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id); | |
1889 | void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port); | |
ca3589c1 | 1890 | /* vlv_dsi.c */ |
e518634b | 1891 | void vlv_dsi_init(struct drm_i915_private *dev_priv); |
5f1aae65 | 1892 | |
bf4d57ff MC |
1893 | /* icl_dsi.c */ |
1894 | void icl_dsi_init(struct drm_i915_private *dev_priv); | |
1895 | ||
90198355 JN |
1896 | /* intel_dsi_dcs_backlight.c */ |
1897 | int intel_dsi_dcs_init_backlight_funcs(struct intel_connector *intel_connector); | |
5f1aae65 PZ |
1898 | |
1899 | /* intel_dvo.c */ | |
c39055b0 | 1900 | void intel_dvo_init(struct drm_i915_private *dev_priv); |
19625e85 L |
1901 | /* intel_hotplug.c */ |
1902 | void intel_hpd_poll_init(struct drm_i915_private *dev_priv); | |
dba14b27 VS |
1903 | bool intel_encoder_hotplug(struct intel_encoder *encoder, |
1904 | struct intel_connector *connector); | |
5f1aae65 | 1905 | |
0632fef6 | 1906 | /* legacy fbdev emulation in intel_fbdev.c */ |
0695726e | 1907 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
4520f53a | 1908 | extern int intel_fbdev_init(struct drm_device *dev); |
e00bf696 | 1909 | extern void intel_fbdev_initial_config_async(struct drm_device *dev); |
4f256d82 DV |
1910 | extern void intel_fbdev_unregister(struct drm_i915_private *dev_priv); |
1911 | extern void intel_fbdev_fini(struct drm_i915_private *dev_priv); | |
82e3b8c1 | 1912 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous); |
0632fef6 DV |
1913 | extern void intel_fbdev_output_poll_changed(struct drm_device *dev); |
1914 | extern void intel_fbdev_restore_mode(struct drm_device *dev); | |
4520f53a DV |
1915 | #else |
1916 | static inline int intel_fbdev_init(struct drm_device *dev) | |
1917 | { | |
1918 | return 0; | |
1919 | } | |
5f1aae65 | 1920 | |
e00bf696 | 1921 | static inline void intel_fbdev_initial_config_async(struct drm_device *dev) |
4520f53a DV |
1922 | { |
1923 | } | |
1924 | ||
4f256d82 DV |
1925 | static inline void intel_fbdev_unregister(struct drm_i915_private *dev_priv) |
1926 | { | |
1927 | } | |
1928 | ||
1929 | static inline void intel_fbdev_fini(struct drm_i915_private *dev_priv) | |
4520f53a DV |
1930 | { |
1931 | } | |
1932 | ||
82e3b8c1 | 1933 | static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous) |
4520f53a DV |
1934 | { |
1935 | } | |
1936 | ||
d9c409d6 JN |
1937 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
1938 | { | |
1939 | } | |
1940 | ||
0632fef6 | 1941 | static inline void intel_fbdev_restore_mode(struct drm_device *dev) |
4520f53a DV |
1942 | { |
1943 | } | |
1944 | #endif | |
5f1aae65 | 1945 | |
7ff0ebcc | 1946 | /* intel_fbc.c */ |
f51be2e0 | 1947 | void intel_fbc_choose_crtc(struct drm_i915_private *dev_priv, |
dd57602e | 1948 | struct intel_atomic_state *state); |
0e631adc | 1949 | bool intel_fbc_is_active(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1950 | void intel_fbc_pre_update(struct intel_crtc *crtc, |
1951 | struct intel_crtc_state *crtc_state, | |
1952 | struct intel_plane_state *plane_state); | |
1eb52238 | 1953 | void intel_fbc_post_update(struct intel_crtc *crtc); |
7ff0ebcc | 1954 | void intel_fbc_init(struct drm_i915_private *dev_priv); |
010cf73d | 1955 | void intel_fbc_init_pipe_state(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1956 | void intel_fbc_enable(struct intel_crtc *crtc, |
1957 | struct intel_crtc_state *crtc_state, | |
1958 | struct intel_plane_state *plane_state); | |
c937ab3e PZ |
1959 | void intel_fbc_disable(struct intel_crtc *crtc); |
1960 | void intel_fbc_global_disable(struct drm_i915_private *dev_priv); | |
dbef0f15 PZ |
1961 | void intel_fbc_invalidate(struct drm_i915_private *dev_priv, |
1962 | unsigned int frontbuffer_bits, | |
1963 | enum fb_op_origin origin); | |
1964 | void intel_fbc_flush(struct drm_i915_private *dev_priv, | |
6f4551fe | 1965 | unsigned int frontbuffer_bits, enum fb_op_origin origin); |
7733b49b | 1966 | void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv); |
61a585d6 | 1967 | void intel_fbc_handle_fifo_underrun_irq(struct drm_i915_private *dev_priv); |
d52ad9cb | 1968 | int intel_fbc_reset_underrun(struct drm_i915_private *dev_priv); |
7ff0ebcc | 1969 | |
5f1aae65 | 1970 | /* intel_hdmi.c */ |
c39055b0 ACO |
1971 | void intel_hdmi_init(struct drm_i915_private *dev_priv, i915_reg_t hdmi_reg, |
1972 | enum port port); | |
87440425 PZ |
1973 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1974 | struct intel_connector *intel_connector); | |
1975 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); | |
1976 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, | |
0a478c27 ML |
1977 | struct intel_crtc_state *pipe_config, |
1978 | struct drm_connector_state *conn_state); | |
277ab5ab | 1979 | bool intel_hdmi_handle_sink_scrambling(struct intel_encoder *encoder, |
15953637 SS |
1980 | struct drm_connector *connector, |
1981 | bool high_tmds_clock_ratio, | |
1982 | bool scrambling); | |
b2ccb822 | 1983 | void intel_dp_dual_mode_set_tmds_output(struct intel_hdmi *hdmi, bool enable); |
385e4de0 | 1984 | void intel_infoframe_init(struct intel_digital_port *intel_dig_port); |
5f1aae65 | 1985 | |
5f1aae65 | 1986 | /* intel_lvds.c */ |
a44628b9 VS |
1987 | bool intel_lvds_port_enabled(struct drm_i915_private *dev_priv, |
1988 | i915_reg_t lvds_reg, enum pipe *pipe); | |
c39055b0 | 1989 | void intel_lvds_init(struct drm_i915_private *dev_priv); |
97a824e1 | 1990 | struct intel_encoder *intel_get_lvds_encoder(struct drm_device *dev); |
87440425 | 1991 | bool intel_is_dual_link_lvds(struct drm_device *dev); |
5f1aae65 | 1992 | |
5f1aae65 | 1993 | /* intel_overlay.c */ |
58db08a7 JRS |
1994 | void intel_overlay_setup(struct drm_i915_private *dev_priv); |
1995 | void intel_overlay_cleanup(struct drm_i915_private *dev_priv); | |
87440425 | 1996 | int intel_overlay_switch_off(struct intel_overlay *overlay); |
1ee8da6d CW |
1997 | int intel_overlay_put_image_ioctl(struct drm_device *dev, void *data, |
1998 | struct drm_file *file_priv); | |
1999 | int intel_overlay_attrs_ioctl(struct drm_device *dev, void *data, | |
2000 | struct drm_file *file_priv); | |
1362b776 | 2001 | void intel_overlay_reset(struct drm_i915_private *dev_priv); |
5f1aae65 PZ |
2002 | |
2003 | ||
2004 | /* intel_panel.c */ | |
87440425 | 2005 | int intel_panel_init(struct intel_panel *panel, |
4b6ed685 VK |
2006 | struct drm_display_mode *fixed_mode, |
2007 | struct drm_display_mode *downclock_mode); | |
87440425 PZ |
2008 | void intel_panel_fini(struct intel_panel *panel); |
2009 | void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode, | |
2010 | struct drm_display_mode *adjusted_mode); | |
2011 | void intel_pch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 2012 | struct intel_crtc_state *pipe_config, |
87440425 PZ |
2013 | int fitting_mode); |
2014 | void intel_gmch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 2015 | struct intel_crtc_state *pipe_config, |
87440425 | 2016 | int fitting_mode); |
90d7cd24 | 2017 | void intel_panel_set_backlight_acpi(const struct drm_connector_state *conn_state, |
6dda730e | 2018 | u32 level, u32 max); |
fda9ee98 CW |
2019 | int intel_panel_setup_backlight(struct drm_connector *connector, |
2020 | enum pipe pipe); | |
b037d58f ML |
2021 | void intel_panel_enable_backlight(const struct intel_crtc_state *crtc_state, |
2022 | const struct drm_connector_state *conn_state); | |
2023 | void intel_panel_disable_backlight(const struct drm_connector_state *old_conn_state); | |
ec9ed197 | 2024 | extern struct drm_display_mode *intel_find_panel_downclock( |
a318b4c4 | 2025 | struct drm_i915_private *dev_priv, |
ec9ed197 VK |
2026 | struct drm_display_mode *fixed_mode, |
2027 | struct drm_connector *connector); | |
e63d87c0 CW |
2028 | |
2029 | #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE) | |
1ebaa0b9 | 2030 | int intel_backlight_device_register(struct intel_connector *connector); |
e63d87c0 CW |
2031 | void intel_backlight_device_unregister(struct intel_connector *connector); |
2032 | #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
2de2d0b0 | 2033 | static inline int intel_backlight_device_register(struct intel_connector *connector) |
1ebaa0b9 CW |
2034 | { |
2035 | return 0; | |
2036 | } | |
e63d87c0 CW |
2037 | static inline void intel_backlight_device_unregister(struct intel_connector *connector) |
2038 | { | |
2039 | } | |
2040 | #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
0962c3c9 | 2041 | |
ee5e5e7a SP |
2042 | /* intel_hdcp.c */ |
2043 | void intel_hdcp_atomic_check(struct drm_connector *connector, | |
2044 | struct drm_connector_state *old_state, | |
2045 | struct drm_connector_state *new_state); | |
2046 | int intel_hdcp_init(struct intel_connector *connector, | |
2047 | const struct intel_hdcp_shim *hdcp_shim); | |
2048 | int intel_hdcp_enable(struct intel_connector *connector); | |
2049 | int intel_hdcp_disable(struct intel_connector *connector); | |
2050 | int intel_hdcp_check_link(struct intel_connector *connector); | |
fdddd08c | 2051 | bool is_hdcp_supported(struct drm_i915_private *dev_priv, enum port port); |
bdc93fe0 | 2052 | bool intel_hdcp_capable(struct intel_connector *connector); |
5f1aae65 | 2053 | |
0bc12bcb | 2054 | /* intel_psr.c */ |
4371d896 | 2055 | #define CAN_PSR(dev_priv) (HAS_PSR(dev_priv) && dev_priv->psr.sink_support) |
77fe36ff | 2056 | void intel_psr_init_dpcd(struct intel_dp *intel_dp); |
d2419ffc VS |
2057 | void intel_psr_enable(struct intel_dp *intel_dp, |
2058 | const struct intel_crtc_state *crtc_state); | |
2059 | void intel_psr_disable(struct intel_dp *intel_dp, | |
2060 | const struct intel_crtc_state *old_crtc_state); | |
c44301fc ML |
2061 | int intel_psr_set_debugfs_mode(struct drm_i915_private *dev_priv, |
2062 | struct drm_modeset_acquire_ctx *ctx, | |
2063 | u64 value); | |
5748b6a1 | 2064 | void intel_psr_invalidate(struct drm_i915_private *dev_priv, |
5baf63cc RV |
2065 | unsigned frontbuffer_bits, |
2066 | enum fb_op_origin origin); | |
5748b6a1 | 2067 | void intel_psr_flush(struct drm_i915_private *dev_priv, |
169de131 RV |
2068 | unsigned frontbuffer_bits, |
2069 | enum fb_op_origin origin); | |
c39055b0 | 2070 | void intel_psr_init(struct drm_i915_private *dev_priv); |
4d90f2d5 VS |
2071 | void intel_psr_compute_config(struct intel_dp *intel_dp, |
2072 | struct intel_crtc_state *crtc_state); | |
1aeb1b5f | 2073 | void intel_psr_irq_control(struct drm_i915_private *dev_priv, u32 debug); |
54fd3149 | 2074 | void intel_psr_irq_handler(struct drm_i915_private *dev_priv, u32 psr_iir); |
cc3054ff | 2075 | void intel_psr_short_pulse(struct intel_dp *intel_dp); |
63ec132d DP |
2076 | int intel_psr_wait_for_idle(const struct intel_crtc_state *new_crtc_state, |
2077 | u32 *out_value); | |
2f8e7ea9 | 2078 | bool intel_psr_enabled(struct intel_dp *intel_dp); |
0bc12bcb | 2079 | |
593a21a0 | 2080 | /* intel_quirks.c */ |
27a981b6 | 2081 | void intel_init_quirks(struct drm_i915_private *dev_priv); |
593a21a0 | 2082 | |
9c065a7d DV |
2083 | /* intel_runtime_pm.c */ |
2084 | int intel_power_domains_init(struct drm_i915_private *); | |
f28ec6f4 | 2085 | void intel_power_domains_cleanup(struct drm_i915_private *dev_priv); |
73dfc227 | 2086 | void intel_power_domains_init_hw(struct drm_i915_private *dev_priv, bool resume); |
48a287ed | 2087 | void intel_power_domains_fini_hw(struct drm_i915_private *dev_priv); |
3e68928b AM |
2088 | void icl_display_core_init(struct drm_i915_private *dev_priv, bool resume); |
2089 | void icl_display_core_uninit(struct drm_i915_private *dev_priv); | |
2cd9a689 ID |
2090 | void intel_power_domains_enable(struct drm_i915_private *dev_priv); |
2091 | void intel_power_domains_disable(struct drm_i915_private *dev_priv); | |
2092 | ||
2093 | enum i915_drm_suspend_mode { | |
2094 | I915_DRM_SUSPEND_IDLE, | |
2095 | I915_DRM_SUSPEND_MEM, | |
2096 | I915_DRM_SUSPEND_HIBERNATE, | |
2097 | }; | |
2098 | ||
2099 | void intel_power_domains_suspend(struct drm_i915_private *dev_priv, | |
2100 | enum i915_drm_suspend_mode); | |
2101 | void intel_power_domains_resume(struct drm_i915_private *dev_priv); | |
d7d7c9ee ID |
2102 | void bxt_display_core_init(struct drm_i915_private *dev_priv, bool resume); |
2103 | void bxt_display_core_uninit(struct drm_i915_private *dev_priv); | |
f458ebbc | 2104 | void intel_runtime_pm_enable(struct drm_i915_private *dev_priv); |
07d80572 | 2105 | void intel_runtime_pm_disable(struct drm_i915_private *dev_priv); |
9895ad03 DS |
2106 | const char * |
2107 | intel_display_power_domain_str(enum intel_display_power_domain domain); | |
9c065a7d | 2108 | |
f458ebbc DV |
2109 | bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv, |
2110 | enum intel_display_power_domain domain); | |
2111 | bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv, | |
2112 | enum intel_display_power_domain domain); | |
9c065a7d DV |
2113 | void intel_display_power_get(struct drm_i915_private *dev_priv, |
2114 | enum intel_display_power_domain domain); | |
09731280 ID |
2115 | bool intel_display_power_get_if_enabled(struct drm_i915_private *dev_priv, |
2116 | enum intel_display_power_domain domain); | |
9c065a7d DV |
2117 | void intel_display_power_put(struct drm_i915_private *dev_priv, |
2118 | enum intel_display_power_domain domain); | |
aa9664ff MK |
2119 | void icl_dbuf_slices_update(struct drm_i915_private *dev_priv, |
2120 | u8 req_slices); | |
da5827c3 ID |
2121 | |
2122 | static inline void | |
2123 | assert_rpm_device_not_suspended(struct drm_i915_private *dev_priv) | |
2124 | { | |
ad1443f0 | 2125 | WARN_ONCE(dev_priv->runtime_pm.suspended, |
da5827c3 ID |
2126 | "Device suspended during HW access\n"); |
2127 | } | |
2128 | ||
2129 | static inline void | |
2130 | assert_rpm_wakelock_held(struct drm_i915_private *dev_priv) | |
2131 | { | |
2132 | assert_rpm_device_not_suspended(dev_priv); | |
ad1443f0 | 2133 | WARN_ONCE(!atomic_read(&dev_priv->runtime_pm.wakeref_count), |
1f58c8e7 | 2134 | "RPM wakelock ref not held during HW access"); |
da5827c3 ID |
2135 | } |
2136 | ||
1f814dac ID |
2137 | /** |
2138 | * disable_rpm_wakeref_asserts - disable the RPM assert checks | |
2139 | * @dev_priv: i915 device instance | |
2140 | * | |
2141 | * This function disable asserts that check if we hold an RPM wakelock | |
2142 | * reference, while keeping the device-not-suspended checks still enabled. | |
2143 | * It's meant to be used only in special circumstances where our rule about | |
2144 | * the wakelock refcount wrt. the device power state doesn't hold. According | |
2145 | * to this rule at any point where we access the HW or want to keep the HW in | |
2146 | * an active state we must hold an RPM wakelock reference acquired via one of | |
2147 | * the intel_runtime_pm_get() helpers. Currently there are a few special spots | |
2148 | * where this rule doesn't hold: the IRQ and suspend/resume handlers, the | |
2149 | * forcewake release timer, and the GPU RPS and hangcheck works. All other | |
2150 | * users should avoid using this function. | |
2151 | * | |
2152 | * Any calls to this function must have a symmetric call to | |
2153 | * enable_rpm_wakeref_asserts(). | |
2154 | */ | |
2155 | static inline void | |
2156 | disable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
2157 | { | |
ad1443f0 | 2158 | atomic_inc(&dev_priv->runtime_pm.wakeref_count); |
1f814dac ID |
2159 | } |
2160 | ||
2161 | /** | |
2162 | * enable_rpm_wakeref_asserts - re-enable the RPM assert checks | |
2163 | * @dev_priv: i915 device instance | |
2164 | * | |
2165 | * This function re-enables the RPM assert checks after disabling them with | |
2166 | * disable_rpm_wakeref_asserts. It's meant to be used only in special | |
2167 | * circumstances otherwise its use should be avoided. | |
2168 | * | |
2169 | * Any calls to this function must have a symmetric call to | |
2170 | * disable_rpm_wakeref_asserts(). | |
2171 | */ | |
2172 | static inline void | |
2173 | enable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
2174 | { | |
ad1443f0 | 2175 | atomic_dec(&dev_priv->runtime_pm.wakeref_count); |
1f814dac ID |
2176 | } |
2177 | ||
9c065a7d | 2178 | void intel_runtime_pm_get(struct drm_i915_private *dev_priv); |
09731280 | 2179 | bool intel_runtime_pm_get_if_in_use(struct drm_i915_private *dev_priv); |
9c065a7d DV |
2180 | void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv); |
2181 | void intel_runtime_pm_put(struct drm_i915_private *dev_priv); | |
2182 | ||
e0fce78f VS |
2183 | void chv_phy_powergate_lanes(struct intel_encoder *encoder, |
2184 | bool override, unsigned int mask); | |
b0b33846 VS |
2185 | bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy, |
2186 | enum dpio_channel ch, bool override); | |
e0fce78f VS |
2187 | |
2188 | ||
5f1aae65 | 2189 | /* intel_pm.c */ |
46f16e63 | 2190 | void intel_init_clock_gating(struct drm_i915_private *dev_priv); |
712bf364 | 2191 | void intel_suspend_hw(struct drm_i915_private *dev_priv); |
5db94019 | 2192 | int ilk_wm_max_level(const struct drm_i915_private *dev_priv); |
432081bc | 2193 | void intel_update_watermarks(struct intel_crtc *crtc); |
62d75df7 | 2194 | void intel_init_pm(struct drm_i915_private *dev_priv); |
bb400da9 | 2195 | void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv); |
192aa181 | 2196 | void intel_pm_setup(struct drm_i915_private *dev_priv); |
87440425 PZ |
2197 | void intel_gpu_ips_init(struct drm_i915_private *dev_priv); |
2198 | void intel_gpu_ips_teardown(void); | |
dc97997a | 2199 | void intel_init_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f CW |
2200 | void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv); |
2201 | void intel_sanitize_gt_powersave(struct drm_i915_private *dev_priv); | |
dc97997a CW |
2202 | void intel_enable_gt_powersave(struct drm_i915_private *dev_priv); |
2203 | void intel_disable_gt_powersave(struct drm_i915_private *dev_priv); | |
54b4f68f | 2204 | void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv); |
43cf3bf0 CW |
2205 | void gen6_rps_busy(struct drm_i915_private *dev_priv); |
2206 | void gen6_rps_reset_ei(struct drm_i915_private *dev_priv); | |
076e29f2 | 2207 | void gen6_rps_idle(struct drm_i915_private *dev_priv); |
e61e0f51 | 2208 | void gen6_rps_boost(struct i915_request *rq, struct intel_rps_client *rps); |
cd1d3ee9 MR |
2209 | void g4x_wm_get_hw_state(struct drm_i915_private *dev_priv); |
2210 | void vlv_wm_get_hw_state(struct drm_i915_private *dev_priv); | |
2211 | void ilk_wm_get_hw_state(struct drm_i915_private *dev_priv); | |
2212 | void skl_wm_get_hw_state(struct drm_i915_private *dev_priv); | |
ff43bc37 VS |
2213 | void skl_pipe_ddb_get_hw_state(struct intel_crtc *crtc, |
2214 | struct skl_ddb_entry *ddb_y, | |
2215 | struct skl_ddb_entry *ddb_uv); | |
08db6652 DL |
2216 | void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv, |
2217 | struct skl_ddb_allocation *ddb /* out */); | |
cd1d3ee9 | 2218 | void skl_pipe_wm_get_hw_state(struct intel_crtc *crtc, |
bf9d99ad | 2219 | struct skl_pipe_wm *out); |
04548cba | 2220 | void g4x_wm_sanitize(struct drm_i915_private *dev_priv); |
602ae835 | 2221 | void vlv_wm_sanitize(struct drm_i915_private *dev_priv); |
16dcdc4e PZ |
2222 | bool intel_can_enable_sagv(struct drm_atomic_state *state); |
2223 | int intel_enable_sagv(struct drm_i915_private *dev_priv); | |
2224 | int intel_disable_sagv(struct drm_i915_private *dev_priv); | |
45ece230 | 2225 | bool skl_wm_level_equals(const struct skl_wm_level *l1, |
2226 | const struct skl_wm_level *l2); | |
53cc6880 VS |
2227 | bool skl_ddb_allocation_overlaps(const struct skl_ddb_entry *ddb, |
2228 | const struct skl_ddb_entry entries[], | |
2229 | int num_entries, int ignore_idx); | |
ff43bc37 VS |
2230 | void skl_write_plane_wm(struct intel_plane *plane, |
2231 | const struct intel_crtc_state *crtc_state); | |
2232 | void skl_write_cursor_wm(struct intel_plane *plane, | |
2233 | const struct intel_crtc_state *crtc_state); | |
ed4a6a7c | 2234 | bool ilk_disable_lp_wm(struct drm_device *dev); |
73b0ca8e MK |
2235 | int skl_check_pipe_max_pixel_rate(struct intel_crtc *intel_crtc, |
2236 | struct intel_crtc_state *cstate); | |
2503a0fe KM |
2237 | void intel_init_ipc(struct drm_i915_private *dev_priv); |
2238 | void intel_enable_ipc(struct drm_i915_private *dev_priv); | |
72662e10 | 2239 | |
5f1aae65 | 2240 | /* intel_sdvo.c */ |
76203467 VS |
2241 | bool intel_sdvo_port_enabled(struct drm_i915_private *dev_priv, |
2242 | i915_reg_t sdvo_reg, enum pipe *pipe); | |
c39055b0 | 2243 | bool intel_sdvo_init(struct drm_i915_private *dev_priv, |
f0f59a00 | 2244 | i915_reg_t reg, enum port port); |
96a02917 | 2245 | |
2b28bb1b | 2246 | |
5f1aae65 | 2247 | /* intel_sprite.c */ |
dfd2e9ab VS |
2248 | int intel_usecs_to_scanlines(const struct drm_display_mode *adjusted_mode, |
2249 | int usecs); | |
580503c7 | 2250 | struct intel_plane *intel_sprite_plane_create(struct drm_i915_private *dev_priv, |
b079bd17 | 2251 | enum pipe pipe, int plane); |
6a20fe7b VS |
2252 | int intel_sprite_set_colorkey_ioctl(struct drm_device *dev, void *data, |
2253 | struct drm_file *file_priv); | |
d3a8fb32 VS |
2254 | void intel_pipe_update_start(const struct intel_crtc_state *new_crtc_state); |
2255 | void intel_pipe_update_end(struct intel_crtc_state *new_crtc_state); | |
fc3fed5d | 2256 | int intel_plane_check_stride(const struct intel_plane_state *plane_state); |
4e0b83a5 | 2257 | int intel_plane_check_src_coordinates(struct intel_plane_state *plane_state); |
25721f82 | 2258 | int chv_plane_check_rotation(const struct intel_plane_state *plane_state); |
b7c80600 VS |
2259 | struct intel_plane * |
2260 | skl_universal_plane_create(struct drm_i915_private *dev_priv, | |
2261 | enum pipe pipe, enum plane_id plane_id); | |
5f1aae65 | 2262 | |
1ab554b0 ML |
2263 | static inline bool icl_is_nv12_y_plane(enum plane_id id) |
2264 | { | |
2265 | /* Don't need to do a gen check, these planes are only available on gen11 */ | |
2266 | if (id == PLANE_SPRITE4 || id == PLANE_SPRITE5) | |
2267 | return true; | |
2268 | ||
2269 | return false; | |
2270 | } | |
2271 | ||
b1554e23 ML |
2272 | static inline bool icl_is_hdr_plane(struct intel_plane *plane) |
2273 | { | |
2274 | if (INTEL_GEN(to_i915(plane->base.dev)) < 11) | |
2275 | return false; | |
2276 | ||
2277 | return plane->id < PLANE_SPRITE2; | |
2278 | } | |
2279 | ||
5f1aae65 | 2280 | /* intel_tv.c */ |
c39055b0 | 2281 | void intel_tv_init(struct drm_i915_private *dev_priv); |
20ddf665 | 2282 | |
ea2c67bb | 2283 | /* intel_atomic.c */ |
11c1a9ec ML |
2284 | int intel_digital_connector_atomic_get_property(struct drm_connector *connector, |
2285 | const struct drm_connector_state *state, | |
2286 | struct drm_property *property, | |
2287 | uint64_t *val); | |
2288 | int intel_digital_connector_atomic_set_property(struct drm_connector *connector, | |
2289 | struct drm_connector_state *state, | |
2290 | struct drm_property *property, | |
2291 | uint64_t val); | |
2292 | int intel_digital_connector_atomic_check(struct drm_connector *conn, | |
2293 | struct drm_connector_state *new_state); | |
2294 | struct drm_connector_state * | |
2295 | intel_digital_connector_duplicate_state(struct drm_connector *connector); | |
2296 | ||
1356837e MR |
2297 | struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc); |
2298 | void intel_crtc_destroy_state(struct drm_crtc *crtc, | |
2299 | struct drm_crtc_state *state); | |
de419ab6 ML |
2300 | struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev); |
2301 | void intel_atomic_state_clear(struct drm_atomic_state *); | |
de419ab6 | 2302 | |
10f81c19 ACO |
2303 | static inline struct intel_crtc_state * |
2304 | intel_atomic_get_crtc_state(struct drm_atomic_state *state, | |
2305 | struct intel_crtc *crtc) | |
2306 | { | |
2307 | struct drm_crtc_state *crtc_state; | |
2308 | crtc_state = drm_atomic_get_crtc_state(state, &crtc->base); | |
2309 | if (IS_ERR(crtc_state)) | |
0b6cc188 | 2310 | return ERR_CAST(crtc_state); |
10f81c19 ACO |
2311 | |
2312 | return to_intel_crtc_state(crtc_state); | |
2313 | } | |
e3bddded | 2314 | |
6ebc6923 ACO |
2315 | int intel_atomic_setup_scalers(struct drm_i915_private *dev_priv, |
2316 | struct intel_crtc *intel_crtc, | |
2317 | struct intel_crtc_state *crtc_state); | |
5ee67f1c MR |
2318 | |
2319 | /* intel_atomic_plane.c */ | |
87b94026 ML |
2320 | struct intel_plane *intel_plane_alloc(void); |
2321 | void intel_plane_free(struct intel_plane *plane); | |
ea2c67bb MR |
2322 | struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane); |
2323 | void intel_plane_destroy_state(struct drm_plane *plane, | |
2324 | struct drm_plane_state *state); | |
2325 | extern const struct drm_plane_helper_funcs intel_plane_helper_funcs; | |
5f2e5112 VS |
2326 | void skl_update_planes_on_crtc(struct intel_atomic_state *state, |
2327 | struct intel_crtc *crtc); | |
2328 | void i9xx_update_planes_on_crtc(struct intel_atomic_state *state, | |
2329 | struct intel_crtc *crtc); | |
b2b55502 VS |
2330 | int intel_plane_atomic_check_with_state(const struct intel_crtc_state *old_crtc_state, |
2331 | struct intel_crtc_state *crtc_state, | |
2332 | const struct intel_plane_state *old_plane_state, | |
f79f2692 | 2333 | struct intel_plane_state *intel_state); |
ea2c67bb | 2334 | |
8563b1e8 | 2335 | /* intel_color.c */ |
302da0cd MR |
2336 | void intel_color_init(struct intel_crtc *crtc); |
2337 | int intel_color_check(struct intel_crtc_state *crtc_state); | |
2338 | void intel_color_set_csc(struct intel_crtc_state *crtc_state); | |
2339 | void intel_color_load_luts(struct intel_crtc_state *crtc_state); | |
8563b1e8 | 2340 | |
dbe9e61b SS |
2341 | /* intel_lspcon.c */ |
2342 | bool lspcon_init(struct intel_digital_port *intel_dig_port); | |
910530c0 | 2343 | void lspcon_resume(struct intel_lspcon *lspcon); |
357c0ae9 | 2344 | void lspcon_wait_pcon_mode(struct intel_lspcon *lspcon); |
7cbf19fd SS |
2345 | void lspcon_write_infoframe(struct intel_encoder *encoder, |
2346 | const struct intel_crtc_state *crtc_state, | |
2347 | unsigned int type, | |
2348 | const void *buf, ssize_t len); | |
06c812d7 SS |
2349 | void lspcon_set_infoframes(struct intel_encoder *encoder, |
2350 | bool enable, | |
2351 | const struct intel_crtc_state *crtc_state, | |
2352 | const struct drm_connector_state *conn_state); | |
2353 | bool lspcon_infoframe_enabled(struct intel_encoder *encoder, | |
2354 | const struct intel_crtc_state *pipe_config); | |
668b6c17 SS |
2355 | void lspcon_ycbcr420_config(struct drm_connector *connector, |
2356 | struct intel_crtc_state *crtc_state); | |
731035fe TV |
2357 | |
2358 | /* intel_pipe_crc.c */ | |
8c6b709d | 2359 | #ifdef CONFIG_DEBUG_FS |
c0811a7d | 2360 | int intel_crtc_set_crc_source(struct drm_crtc *crtc, const char *source_name); |
a8c20833 MK |
2361 | int intel_crtc_verify_crc_source(struct drm_crtc *crtc, |
2362 | const char *source_name, size_t *values_cnt); | |
260bc551 MK |
2363 | const char *const *intel_crtc_get_crc_sources(struct drm_crtc *crtc, |
2364 | size_t *count); | |
033b7a23 ML |
2365 | void intel_crtc_disable_pipe_crc(struct intel_crtc *crtc); |
2366 | void intel_crtc_enable_pipe_crc(struct intel_crtc *crtc); | |
8c6b709d TV |
2367 | #else |
2368 | #define intel_crtc_set_crc_source NULL | |
a8c20833 | 2369 | #define intel_crtc_verify_crc_source NULL |
260bc551 | 2370 | #define intel_crtc_get_crc_sources NULL |
033b7a23 ML |
2371 | static inline void intel_crtc_disable_pipe_crc(struct intel_crtc *crtc) |
2372 | { | |
2373 | } | |
2374 | ||
2375 | static inline void intel_crtc_enable_pipe_crc(struct intel_crtc *crtc) | |
2376 | { | |
2377 | } | |
8c6b709d | 2378 | #endif |
79e53945 | 2379 | #endif /* __INTEL_DRV_H__ */ |