]> git.ipfire.org Git - thirdparty/linux.git/blame - drivers/gpu/drm/i915/intel_lrc.c
drm/i915/bdw: Add a context and an engine pointers to the ringbuffer
[thirdparty/linux.git] / drivers / gpu / drm / i915 / intel_lrc.c
CommitLineData
b20385f1
OM
1/*
2 * Copyright © 2014 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Ben Widawsky <ben@bwidawsk.net>
25 * Michel Thierry <michel.thierry@intel.com>
26 * Thomas Daniel <thomas.daniel@intel.com>
27 * Oscar Mateo <oscar.mateo@intel.com>
28 *
29 */
30
31/*
32 * GEN8 brings an expansion of the HW contexts: "Logical Ring Contexts".
33 * These expanded contexts enable a number of new abilities, especially
34 * "Execlists" (also implemented in this file).
35 *
36 * Execlists are the new method by which, on gen8+ hardware, workloads are
37 * submitted for execution (as opposed to the legacy, ringbuffer-based, method).
38 */
39
40#include <drm/drmP.h>
41#include <drm/i915_drm.h>
42#include "i915_drv.h"
127f1003 43
8c857917
OM
44#define GEN8_LR_CONTEXT_RENDER_SIZE (20 * PAGE_SIZE)
45#define GEN8_LR_CONTEXT_OTHER_SIZE (2 * PAGE_SIZE)
46
47#define GEN8_LR_CONTEXT_ALIGN 4096
48
127f1003
OM
49int intel_sanitize_enable_execlists(struct drm_device *dev, int enable_execlists)
50{
bd84b1e9
DV
51 WARN_ON(i915.enable_ppgtt == -1);
52
127f1003
OM
53 if (enable_execlists == 0)
54 return 0;
55
56 if (HAS_LOGICAL_RING_CONTEXTS(dev) && USES_PPGTT(dev))
57 return 1;
58
59 return 0;
60}
ede7d42b
OM
61
62void intel_lr_context_free(struct intel_context *ctx)
63{
8c857917
OM
64 int i;
65
66 for (i = 0; i < I915_NUM_RINGS; i++) {
67 struct drm_i915_gem_object *ctx_obj = ctx->engine[i].state;
84c2377f
OM
68 struct intel_ringbuffer *ringbuf = ctx->engine[i].ringbuf;
69
8c857917 70 if (ctx_obj) {
84c2377f
OM
71 intel_destroy_ringbuffer_obj(ringbuf);
72 kfree(ringbuf);
8c857917
OM
73 i915_gem_object_ggtt_unpin(ctx_obj);
74 drm_gem_object_unreference(&ctx_obj->base);
75 }
76 }
77}
78
79static uint32_t get_lr_context_size(struct intel_engine_cs *ring)
80{
81 int ret = 0;
82
83 WARN_ON(INTEL_INFO(ring->dev)->gen != 8);
84
85 switch (ring->id) {
86 case RCS:
87 ret = GEN8_LR_CONTEXT_RENDER_SIZE;
88 break;
89 case VCS:
90 case BCS:
91 case VECS:
92 case VCS2:
93 ret = GEN8_LR_CONTEXT_OTHER_SIZE;
94 break;
95 }
96
97 return ret;
ede7d42b
OM
98}
99
100int intel_lr_context_deferred_create(struct intel_context *ctx,
101 struct intel_engine_cs *ring)
102{
8c857917
OM
103 struct drm_device *dev = ring->dev;
104 struct drm_i915_gem_object *ctx_obj;
105 uint32_t context_size;
84c2377f 106 struct intel_ringbuffer *ringbuf;
8c857917
OM
107 int ret;
108
ede7d42b
OM
109 WARN_ON(ctx->legacy_hw_ctx.rcs_state != NULL);
110
8c857917
OM
111 context_size = round_up(get_lr_context_size(ring), 4096);
112
113 ctx_obj = i915_gem_alloc_context_obj(dev, context_size);
114 if (IS_ERR(ctx_obj)) {
115 ret = PTR_ERR(ctx_obj);
116 DRM_DEBUG_DRIVER("Alloc LRC backing obj failed: %d\n", ret);
117 return ret;
118 }
119
120 ret = i915_gem_obj_ggtt_pin(ctx_obj, GEN8_LR_CONTEXT_ALIGN, 0);
121 if (ret) {
122 DRM_DEBUG_DRIVER("Pin LRC backing obj failed: %d\n", ret);
123 drm_gem_object_unreference(&ctx_obj->base);
124 return ret;
125 }
126
84c2377f
OM
127 ringbuf = kzalloc(sizeof(*ringbuf), GFP_KERNEL);
128 if (!ringbuf) {
129 DRM_DEBUG_DRIVER("Failed to allocate ringbuffer %s\n",
130 ring->name);
131 i915_gem_object_ggtt_unpin(ctx_obj);
132 drm_gem_object_unreference(&ctx_obj->base);
133 ret = -ENOMEM;
134 return ret;
135 }
136
0c7dd53b 137 ringbuf->ring = ring;
84c2377f
OM
138 ringbuf->size = 32 * PAGE_SIZE;
139 ringbuf->effective_size = ringbuf->size;
140 ringbuf->head = 0;
141 ringbuf->tail = 0;
142 ringbuf->space = ringbuf->size;
143 ringbuf->last_retired_head = -1;
144
145 /* TODO: For now we put this in the mappable region so that we can reuse
146 * the existing ringbuffer code which ioremaps it. When we start
147 * creating many contexts, this will no longer work and we must switch
148 * to a kmapish interface.
149 */
150 ret = intel_alloc_ringbuffer_obj(dev, ringbuf);
151 if (ret) {
152 DRM_DEBUG_DRIVER("Failed to allocate ringbuffer obj %s: %d\n",
153 ring->name, ret);
154 kfree(ringbuf);
155 i915_gem_object_ggtt_unpin(ctx_obj);
156 drm_gem_object_unreference(&ctx_obj->base);
157 return ret;
158 }
159
160 ctx->engine[ring->id].ringbuf = ringbuf;
8c857917 161 ctx->engine[ring->id].state = ctx_obj;
ede7d42b
OM
162
163 return 0;
164}