]> git.ipfire.org Git - thirdparty/kernel/linux.git/blame - drivers/gpu/drm/msm/Makefile
drm: prefix header search paths with $(srctree)/
[thirdparty/kernel/linux.git] / drivers / gpu / drm / msm / Makefile
CommitLineData
b2441318 1# SPDX-License-Identifier: GPL-2.0
43068cb7
MY
2ccflags-y := -I $(srctree)/$(src)
3ccflags-y += -I $(srctree)/$(src)/disp/dpu1
4ccflags-$(CONFIG_DRM_MSM_DSI) += -I $(srctree)/$(src)/dsi
c8afe684
RC
5
6msm-y := \
bfd28b13 7 adreno/adreno_device.o \
7198e6b0 8 adreno/adreno_gpu.o \
21af872c 9 adreno/a2xx_gpu.o \
7198e6b0 10 adreno/a3xx_gpu.o \
23bd62fd 11 adreno/a4xx_gpu.o \
b5f103ab 12 adreno/a5xx_gpu.o \
2401a008 13 adreno/a5xx_power.o \
b1fc2839 14 adreno/a5xx_preempt.o \
4b565ca5
JC
15 adreno/a6xx_gpu.o \
16 adreno/a6xx_gmu.o \
17 adreno/a6xx_hfi.o \
c8afe684 18 hdmi/hdmi.o \
c0c0d9ee 19 hdmi/hdmi_audio.o \
a3376e3e 20 hdmi/hdmi_bridge.o \
c8afe684
RC
21 hdmi/hdmi_connector.o \
22 hdmi/hdmi_i2c.o \
15b4a452 23 hdmi/hdmi_phy.o \
c8afe684
RC
24 hdmi/hdmi_phy_8960.o \
25 hdmi/hdmi_phy_8x60.o \
dada25bd 26 hdmi/hdmi_phy_8x74.o \
ab5b0107
HL
27 edp/edp.o \
28 edp/edp_aux.o \
29 edp/edp_bridge.o \
30 edp/edp_connector.o \
31 edp/edp_ctrl.o \
32 edp/edp_phy.o \
14be3200
RC
33 disp/mdp_format.o \
34 disp/mdp_kms.o \
35 disp/mdp4/mdp4_crtc.o \
36 disp/mdp4/mdp4_dtv_encoder.o \
37 disp/mdp4/mdp4_lcdc_encoder.o \
38 disp/mdp4/mdp4_lvds_connector.o \
39 disp/mdp4/mdp4_irq.o \
40 disp/mdp4/mdp4_kms.o \
41 disp/mdp4/mdp4_plane.o \
42 disp/mdp5/mdp5_cfg.o \
43 disp/mdp5/mdp5_ctl.o \
44 disp/mdp5/mdp5_crtc.o \
45 disp/mdp5/mdp5_encoder.o \
46 disp/mdp5/mdp5_irq.o \
47 disp/mdp5/mdp5_mdss.o \
48 disp/mdp5/mdp5_kms.o \
49 disp/mdp5/mdp5_pipe.o \
50 disp/mdp5/mdp5_mixer.o \
51 disp/mdp5/mdp5_plane.o \
52 disp/mdp5/mdp5_smp.o \
25fdd593
JS
53 disp/dpu1/dpu_core_irq.o \
54 disp/dpu1/dpu_core_perf.o \
55 disp/dpu1/dpu_crtc.o \
56 disp/dpu1/dpu_encoder.o \
57 disp/dpu1/dpu_encoder_phys_cmd.o \
58 disp/dpu1/dpu_encoder_phys_vid.o \
59 disp/dpu1/dpu_formats.o \
60 disp/dpu1/dpu_hw_blk.o \
61 disp/dpu1/dpu_hw_catalog.o \
25fdd593
JS
62 disp/dpu1/dpu_hw_ctl.o \
63 disp/dpu1/dpu_hw_interrupts.o \
64 disp/dpu1/dpu_hw_intf.o \
65 disp/dpu1/dpu_hw_lm.o \
66 disp/dpu1/dpu_hw_pingpong.o \
67 disp/dpu1/dpu_hw_sspp.o \
68 disp/dpu1/dpu_hw_top.o \
69 disp/dpu1/dpu_hw_util.o \
70 disp/dpu1/dpu_hw_vbif.o \
71 disp/dpu1/dpu_io_util.o \
25fdd593 72 disp/dpu1/dpu_kms.o \
25fdd593
JS
73 disp/dpu1/dpu_mdss.o \
74 disp/dpu1/dpu_plane.o \
25fdd593
JS
75 disp/dpu1/dpu_rm.o \
76 disp/dpu1/dpu_vbif.o \
cf3a7e4c 77 msm_atomic.o \
edcd60ce 78 msm_debugfs.o \
c8afe684
RC
79 msm_drv.o \
80 msm_fb.o \
fde5de6c 81 msm_fence.o \
7198e6b0 82 msm_gem.o \
05b84911 83 msm_gem_prime.o \
68209390 84 msm_gem_shrinker.o \
7198e6b0 85 msm_gem_submit.o \
667ce33e 86 msm_gem_vma.o \
7198e6b0 87 msm_gpu.o \
871d812a 88 msm_iommu.o \
70c70f09 89 msm_perf.o \
a7d3c950 90 msm_rd.o \
f7de1545 91 msm_ringbuffer.o \
4241db42 92 msm_submitqueue.o \
c2052a4e
JM
93 msm_gpu_tracepoints.o \
94 msm_gpummu.o
c8afe684 95
27bc773a 96msm-$(CONFIG_DEBUG_FS) += adreno/a5xx_debugfs.o
331dc0bc 97
b02872df
JC
98msm-$(CONFIG_DRM_MSM_GPU_STATE) += adreno/a6xx_gpu_state.o
99
a9ee34b7 100msm-$(CONFIG_DRM_FBDEV_EMULATION) += msm_fbdev.o
14be3200 101msm-$(CONFIG_COMMON_CLK) += disp/mdp4/mdp4_lvds_pll.o
ea184891 102msm-$(CONFIG_COMMON_CLK) += hdmi/hdmi_pll_8960.o
e17afdce 103msm-$(CONFIG_COMMON_CLK) += hdmi/hdmi_phy_8996.o
825637b9 104
feb46f02
RC
105msm-$(CONFIG_DRM_MSM_HDMI_HDCP) += hdmi/hdmi_hdcp.o
106
a689554b 107msm-$(CONFIG_DRM_MSM_DSI) += dsi/dsi.o \
14be3200 108 disp/mdp4/mdp4_dsi_encoder.o \
d248b61f 109 dsi/dsi_cfg.o \
a689554b
HL
110 dsi/dsi_host.o \
111 dsi/dsi_manager.o \
5c829028 112 dsi/phy/dsi_phy.o \
14be3200 113 disp/mdp5/mdp5_cmd_encoder.o
c8afe684 114
1bf4d7c5
HL
115msm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/phy/dsi_phy_28nm.o
116msm-$(CONFIG_DRM_MSM_DSI_20NM_PHY) += dsi/phy/dsi_phy_20nm.o
225380b3 117msm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/phy/dsi_phy_28nm_8960.o
f079f6d9 118msm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/phy/dsi_phy_14nm.o
973e02db 119msm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/phy/dsi_phy_10nm.o
1bf4d7c5
HL
120
121ifeq ($(CONFIG_DRM_MSM_DSI_PLL),y)
122msm-y += dsi/pll/dsi_pll.o
123msm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/pll/dsi_pll_28nm.o
c6538de8 124msm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/pll/dsi_pll_28nm_8960.o
f079f6d9 125msm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/pll/dsi_pll_14nm.o
973e02db 126msm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/pll/dsi_pll_10nm.o
1bf4d7c5 127endif
825637b9 128
c8afe684 129obj-$(CONFIG_DRM_MSM) += msm.o