]>
Commit | Line | Data |
---|---|---|
e3726fcf | 1 | /* |
e0befb23 MP |
2 | * Copyright (C) STMicroelectronics 2009 |
3 | * Copyright (C) ST-Ericsson SA 2010 | |
e3726fcf LW |
4 | * |
5 | * License Terms: GNU General Public License v2 | |
e0befb23 MP |
6 | * Author: Kumar Sanghvi <kumar.sanghvi@stericsson.com> |
7 | * Author: Sundar Iyer <sundar.iyer@stericsson.com> | |
e3726fcf LW |
8 | * Author: Mattias Nilsson <mattias.i.nilsson@stericsson.com> |
9 | * | |
e0befb23 MP |
10 | * U8500 PRCM Unit interface driver |
11 | * | |
e3726fcf | 12 | */ |
e3726fcf | 13 | #include <linux/module.h> |
3df57bcf MN |
14 | #include <linux/kernel.h> |
15 | #include <linux/delay.h> | |
e3726fcf LW |
16 | #include <linux/errno.h> |
17 | #include <linux/err.h> | |
3df57bcf | 18 | #include <linux/spinlock.h> |
e3726fcf | 19 | #include <linux/io.h> |
3df57bcf | 20 | #include <linux/slab.h> |
e3726fcf LW |
21 | #include <linux/mutex.h> |
22 | #include <linux/completion.h> | |
3df57bcf | 23 | #include <linux/irq.h> |
e3726fcf LW |
24 | #include <linux/jiffies.h> |
25 | #include <linux/bitops.h> | |
3df57bcf MN |
26 | #include <linux/fs.h> |
27 | #include <linux/platform_device.h> | |
28 | #include <linux/uaccess.h> | |
29 | #include <linux/mfd/core.h> | |
73180f85 | 30 | #include <linux/mfd/dbx500-prcmu.h> |
1032fbfd BJ |
31 | #include <linux/regulator/db8500-prcmu.h> |
32 | #include <linux/regulator/machine.h> | |
3df57bcf MN |
33 | #include <mach/hardware.h> |
34 | #include <mach/irqs.h> | |
35 | #include <mach/db8500-regs.h> | |
36 | #include <mach/id.h> | |
73180f85 | 37 | #include "dbx500-prcmu-regs.h" |
3df57bcf MN |
38 | |
39 | /* Offset for the firmware version within the TCPM */ | |
40 | #define PRCMU_FW_VERSION_OFFSET 0xA4 | |
41 | ||
42 | /* PRCMU project numbers, defined by PRCMU FW */ | |
43 | #define PRCMU_PROJECT_ID_8500V1_0 1 | |
44 | #define PRCMU_PROJECT_ID_8500V2_0 2 | |
45 | #define PRCMU_PROJECT_ID_8400V2_0 3 | |
46 | ||
47 | /* Index of different voltages to be used when accessing AVSData */ | |
48 | #define PRCM_AVS_BASE 0x2FC | |
49 | #define PRCM_AVS_VBB_RET (PRCM_AVS_BASE + 0x0) | |
50 | #define PRCM_AVS_VBB_MAX_OPP (PRCM_AVS_BASE + 0x1) | |
51 | #define PRCM_AVS_VBB_100_OPP (PRCM_AVS_BASE + 0x2) | |
52 | #define PRCM_AVS_VBB_50_OPP (PRCM_AVS_BASE + 0x3) | |
53 | #define PRCM_AVS_VARM_MAX_OPP (PRCM_AVS_BASE + 0x4) | |
54 | #define PRCM_AVS_VARM_100_OPP (PRCM_AVS_BASE + 0x5) | |
55 | #define PRCM_AVS_VARM_50_OPP (PRCM_AVS_BASE + 0x6) | |
56 | #define PRCM_AVS_VARM_RET (PRCM_AVS_BASE + 0x7) | |
57 | #define PRCM_AVS_VAPE_100_OPP (PRCM_AVS_BASE + 0x8) | |
58 | #define PRCM_AVS_VAPE_50_OPP (PRCM_AVS_BASE + 0x9) | |
59 | #define PRCM_AVS_VMOD_100_OPP (PRCM_AVS_BASE + 0xA) | |
60 | #define PRCM_AVS_VMOD_50_OPP (PRCM_AVS_BASE + 0xB) | |
61 | #define PRCM_AVS_VSAFE (PRCM_AVS_BASE + 0xC) | |
62 | ||
63 | #define PRCM_AVS_VOLTAGE 0 | |
64 | #define PRCM_AVS_VOLTAGE_MASK 0x3f | |
65 | #define PRCM_AVS_ISSLOWSTARTUP 6 | |
66 | #define PRCM_AVS_ISSLOWSTARTUP_MASK (1 << PRCM_AVS_ISSLOWSTARTUP) | |
67 | #define PRCM_AVS_ISMODEENABLE 7 | |
68 | #define PRCM_AVS_ISMODEENABLE_MASK (1 << PRCM_AVS_ISMODEENABLE) | |
69 | ||
70 | #define PRCM_BOOT_STATUS 0xFFF | |
71 | #define PRCM_ROMCODE_A2P 0xFFE | |
72 | #define PRCM_ROMCODE_P2A 0xFFD | |
73 | #define PRCM_XP70_CUR_PWR_STATE 0xFFC /* 4 BYTES */ | |
74 | ||
75 | #define PRCM_SW_RST_REASON 0xFF8 /* 2 bytes */ | |
76 | ||
77 | #define _PRCM_MBOX_HEADER 0xFE8 /* 16 bytes */ | |
78 | #define PRCM_MBOX_HEADER_REQ_MB0 (_PRCM_MBOX_HEADER + 0x0) | |
79 | #define PRCM_MBOX_HEADER_REQ_MB1 (_PRCM_MBOX_HEADER + 0x1) | |
80 | #define PRCM_MBOX_HEADER_REQ_MB2 (_PRCM_MBOX_HEADER + 0x2) | |
81 | #define PRCM_MBOX_HEADER_REQ_MB3 (_PRCM_MBOX_HEADER + 0x3) | |
82 | #define PRCM_MBOX_HEADER_REQ_MB4 (_PRCM_MBOX_HEADER + 0x4) | |
83 | #define PRCM_MBOX_HEADER_REQ_MB5 (_PRCM_MBOX_HEADER + 0x5) | |
84 | #define PRCM_MBOX_HEADER_ACK_MB0 (_PRCM_MBOX_HEADER + 0x8) | |
85 | ||
86 | /* Req Mailboxes */ | |
87 | #define PRCM_REQ_MB0 0xFDC /* 12 bytes */ | |
88 | #define PRCM_REQ_MB1 0xFD0 /* 12 bytes */ | |
89 | #define PRCM_REQ_MB2 0xFC0 /* 16 bytes */ | |
90 | #define PRCM_REQ_MB3 0xE4C /* 372 bytes */ | |
91 | #define PRCM_REQ_MB4 0xE48 /* 4 bytes */ | |
92 | #define PRCM_REQ_MB5 0xE44 /* 4 bytes */ | |
93 | ||
94 | /* Ack Mailboxes */ | |
95 | #define PRCM_ACK_MB0 0xE08 /* 52 bytes */ | |
96 | #define PRCM_ACK_MB1 0xE04 /* 4 bytes */ | |
97 | #define PRCM_ACK_MB2 0xE00 /* 4 bytes */ | |
98 | #define PRCM_ACK_MB3 0xDFC /* 4 bytes */ | |
99 | #define PRCM_ACK_MB4 0xDF8 /* 4 bytes */ | |
100 | #define PRCM_ACK_MB5 0xDF4 /* 4 bytes */ | |
101 | ||
102 | /* Mailbox 0 headers */ | |
103 | #define MB0H_POWER_STATE_TRANS 0 | |
104 | #define MB0H_CONFIG_WAKEUPS_EXE 1 | |
105 | #define MB0H_READ_WAKEUP_ACK 3 | |
106 | #define MB0H_CONFIG_WAKEUPS_SLEEP 4 | |
107 | ||
108 | #define MB0H_WAKEUP_EXE 2 | |
109 | #define MB0H_WAKEUP_SLEEP 5 | |
110 | ||
111 | /* Mailbox 0 REQs */ | |
112 | #define PRCM_REQ_MB0_AP_POWER_STATE (PRCM_REQ_MB0 + 0x0) | |
113 | #define PRCM_REQ_MB0_AP_PLL_STATE (PRCM_REQ_MB0 + 0x1) | |
114 | #define PRCM_REQ_MB0_ULP_CLOCK_STATE (PRCM_REQ_MB0 + 0x2) | |
115 | #define PRCM_REQ_MB0_DO_NOT_WFI (PRCM_REQ_MB0 + 0x3) | |
116 | #define PRCM_REQ_MB0_WAKEUP_8500 (PRCM_REQ_MB0 + 0x4) | |
117 | #define PRCM_REQ_MB0_WAKEUP_4500 (PRCM_REQ_MB0 + 0x8) | |
118 | ||
119 | /* Mailbox 0 ACKs */ | |
120 | #define PRCM_ACK_MB0_AP_PWRSTTR_STATUS (PRCM_ACK_MB0 + 0x0) | |
121 | #define PRCM_ACK_MB0_READ_POINTER (PRCM_ACK_MB0 + 0x1) | |
122 | #define PRCM_ACK_MB0_WAKEUP_0_8500 (PRCM_ACK_MB0 + 0x4) | |
123 | #define PRCM_ACK_MB0_WAKEUP_0_4500 (PRCM_ACK_MB0 + 0x8) | |
124 | #define PRCM_ACK_MB0_WAKEUP_1_8500 (PRCM_ACK_MB0 + 0x1C) | |
125 | #define PRCM_ACK_MB0_WAKEUP_1_4500 (PRCM_ACK_MB0 + 0x20) | |
126 | #define PRCM_ACK_MB0_EVENT_4500_NUMBERS 20 | |
127 | ||
128 | /* Mailbox 1 headers */ | |
129 | #define MB1H_ARM_APE_OPP 0x0 | |
130 | #define MB1H_RESET_MODEM 0x2 | |
131 | #define MB1H_REQUEST_APE_OPP_100_VOLT 0x3 | |
132 | #define MB1H_RELEASE_APE_OPP_100_VOLT 0x4 | |
133 | #define MB1H_RELEASE_USB_WAKEUP 0x5 | |
a592c2e2 | 134 | #define MB1H_PLL_ON_OFF 0x6 |
3df57bcf MN |
135 | |
136 | /* Mailbox 1 Requests */ | |
137 | #define PRCM_REQ_MB1_ARM_OPP (PRCM_REQ_MB1 + 0x0) | |
138 | #define PRCM_REQ_MB1_APE_OPP (PRCM_REQ_MB1 + 0x1) | |
a592c2e2 MN |
139 | #define PRCM_REQ_MB1_PLL_ON_OFF (PRCM_REQ_MB1 + 0x4) |
140 | #define PLL_SOC1_OFF 0x4 | |
141 | #define PLL_SOC1_ON 0x8 | |
3df57bcf MN |
142 | |
143 | /* Mailbox 1 ACKs */ | |
144 | #define PRCM_ACK_MB1_CURRENT_ARM_OPP (PRCM_ACK_MB1 + 0x0) | |
145 | #define PRCM_ACK_MB1_CURRENT_APE_OPP (PRCM_ACK_MB1 + 0x1) | |
146 | #define PRCM_ACK_MB1_APE_VOLTAGE_STATUS (PRCM_ACK_MB1 + 0x2) | |
147 | #define PRCM_ACK_MB1_DVFS_STATUS (PRCM_ACK_MB1 + 0x3) | |
148 | ||
149 | /* Mailbox 2 headers */ | |
150 | #define MB2H_DPS 0x0 | |
151 | #define MB2H_AUTO_PWR 0x1 | |
152 | ||
153 | /* Mailbox 2 REQs */ | |
154 | #define PRCM_REQ_MB2_SVA_MMDSP (PRCM_REQ_MB2 + 0x0) | |
155 | #define PRCM_REQ_MB2_SVA_PIPE (PRCM_REQ_MB2 + 0x1) | |
156 | #define PRCM_REQ_MB2_SIA_MMDSP (PRCM_REQ_MB2 + 0x2) | |
157 | #define PRCM_REQ_MB2_SIA_PIPE (PRCM_REQ_MB2 + 0x3) | |
158 | #define PRCM_REQ_MB2_SGA (PRCM_REQ_MB2 + 0x4) | |
159 | #define PRCM_REQ_MB2_B2R2_MCDE (PRCM_REQ_MB2 + 0x5) | |
160 | #define PRCM_REQ_MB2_ESRAM12 (PRCM_REQ_MB2 + 0x6) | |
161 | #define PRCM_REQ_MB2_ESRAM34 (PRCM_REQ_MB2 + 0x7) | |
162 | #define PRCM_REQ_MB2_AUTO_PM_SLEEP (PRCM_REQ_MB2 + 0x8) | |
163 | #define PRCM_REQ_MB2_AUTO_PM_IDLE (PRCM_REQ_MB2 + 0xC) | |
164 | ||
165 | /* Mailbox 2 ACKs */ | |
166 | #define PRCM_ACK_MB2_DPS_STATUS (PRCM_ACK_MB2 + 0x0) | |
167 | #define HWACC_PWR_ST_OK 0xFE | |
168 | ||
169 | /* Mailbox 3 headers */ | |
170 | #define MB3H_ANC 0x0 | |
171 | #define MB3H_SIDETONE 0x1 | |
172 | #define MB3H_SYSCLK 0xE | |
173 | ||
174 | /* Mailbox 3 Requests */ | |
175 | #define PRCM_REQ_MB3_ANC_FIR_COEFF (PRCM_REQ_MB3 + 0x0) | |
176 | #define PRCM_REQ_MB3_ANC_IIR_COEFF (PRCM_REQ_MB3 + 0x20) | |
177 | #define PRCM_REQ_MB3_ANC_SHIFTER (PRCM_REQ_MB3 + 0x60) | |
178 | #define PRCM_REQ_MB3_ANC_WARP (PRCM_REQ_MB3 + 0x64) | |
179 | #define PRCM_REQ_MB3_SIDETONE_FIR_GAIN (PRCM_REQ_MB3 + 0x68) | |
180 | #define PRCM_REQ_MB3_SIDETONE_FIR_COEFF (PRCM_REQ_MB3 + 0x6C) | |
181 | #define PRCM_REQ_MB3_SYSCLK_MGT (PRCM_REQ_MB3 + 0x16C) | |
182 | ||
183 | /* Mailbox 4 headers */ | |
184 | #define MB4H_DDR_INIT 0x0 | |
185 | #define MB4H_MEM_ST 0x1 | |
186 | #define MB4H_HOTDOG 0x12 | |
187 | #define MB4H_HOTMON 0x13 | |
188 | #define MB4H_HOT_PERIOD 0x14 | |
a592c2e2 MN |
189 | #define MB4H_A9WDOG_CONF 0x16 |
190 | #define MB4H_A9WDOG_EN 0x17 | |
191 | #define MB4H_A9WDOG_DIS 0x18 | |
192 | #define MB4H_A9WDOG_LOAD 0x19 | |
193 | #define MB4H_A9WDOG_KICK 0x20 | |
3df57bcf MN |
194 | |
195 | /* Mailbox 4 Requests */ | |
196 | #define PRCM_REQ_MB4_DDR_ST_AP_SLEEP_IDLE (PRCM_REQ_MB4 + 0x0) | |
197 | #define PRCM_REQ_MB4_DDR_ST_AP_DEEP_IDLE (PRCM_REQ_MB4 + 0x1) | |
198 | #define PRCM_REQ_MB4_ESRAM0_ST (PRCM_REQ_MB4 + 0x3) | |
199 | #define PRCM_REQ_MB4_HOTDOG_THRESHOLD (PRCM_REQ_MB4 + 0x0) | |
200 | #define PRCM_REQ_MB4_HOTMON_LOW (PRCM_REQ_MB4 + 0x0) | |
201 | #define PRCM_REQ_MB4_HOTMON_HIGH (PRCM_REQ_MB4 + 0x1) | |
202 | #define PRCM_REQ_MB4_HOTMON_CONFIG (PRCM_REQ_MB4 + 0x2) | |
203 | #define PRCM_REQ_MB4_HOT_PERIOD (PRCM_REQ_MB4 + 0x0) | |
204 | #define HOTMON_CONFIG_LOW BIT(0) | |
205 | #define HOTMON_CONFIG_HIGH BIT(1) | |
a592c2e2 MN |
206 | #define PRCM_REQ_MB4_A9WDOG_0 (PRCM_REQ_MB4 + 0x0) |
207 | #define PRCM_REQ_MB4_A9WDOG_1 (PRCM_REQ_MB4 + 0x1) | |
208 | #define PRCM_REQ_MB4_A9WDOG_2 (PRCM_REQ_MB4 + 0x2) | |
209 | #define PRCM_REQ_MB4_A9WDOG_3 (PRCM_REQ_MB4 + 0x3) | |
210 | #define A9WDOG_AUTO_OFF_EN BIT(7) | |
211 | #define A9WDOG_AUTO_OFF_DIS 0 | |
212 | #define A9WDOG_ID_MASK 0xf | |
3df57bcf MN |
213 | |
214 | /* Mailbox 5 Requests */ | |
215 | #define PRCM_REQ_MB5_I2C_SLAVE_OP (PRCM_REQ_MB5 + 0x0) | |
216 | #define PRCM_REQ_MB5_I2C_HW_BITS (PRCM_REQ_MB5 + 0x1) | |
217 | #define PRCM_REQ_MB5_I2C_REG (PRCM_REQ_MB5 + 0x2) | |
218 | #define PRCM_REQ_MB5_I2C_VAL (PRCM_REQ_MB5 + 0x3) | |
219 | #define PRCMU_I2C_WRITE(slave) \ | |
220 | (((slave) << 1) | (cpu_is_u8500v2() ? BIT(6) : 0)) | |
221 | #define PRCMU_I2C_READ(slave) \ | |
222 | (((slave) << 1) | BIT(0) | (cpu_is_u8500v2() ? BIT(6) : 0)) | |
223 | #define PRCMU_I2C_STOP_EN BIT(3) | |
224 | ||
225 | /* Mailbox 5 ACKs */ | |
226 | #define PRCM_ACK_MB5_I2C_STATUS (PRCM_ACK_MB5 + 0x1) | |
227 | #define PRCM_ACK_MB5_I2C_VAL (PRCM_ACK_MB5 + 0x3) | |
228 | #define I2C_WR_OK 0x1 | |
229 | #define I2C_RD_OK 0x2 | |
230 | ||
231 | #define NUM_MB 8 | |
232 | #define MBOX_BIT BIT | |
233 | #define ALL_MBOX_BITS (MBOX_BIT(NUM_MB) - 1) | |
234 | ||
235 | /* | |
236 | * Wakeups/IRQs | |
237 | */ | |
238 | ||
239 | #define WAKEUP_BIT_RTC BIT(0) | |
240 | #define WAKEUP_BIT_RTT0 BIT(1) | |
241 | #define WAKEUP_BIT_RTT1 BIT(2) | |
242 | #define WAKEUP_BIT_HSI0 BIT(3) | |
243 | #define WAKEUP_BIT_HSI1 BIT(4) | |
244 | #define WAKEUP_BIT_CA_WAKE BIT(5) | |
245 | #define WAKEUP_BIT_USB BIT(6) | |
246 | #define WAKEUP_BIT_ABB BIT(7) | |
247 | #define WAKEUP_BIT_ABB_FIFO BIT(8) | |
248 | #define WAKEUP_BIT_SYSCLK_OK BIT(9) | |
249 | #define WAKEUP_BIT_CA_SLEEP BIT(10) | |
250 | #define WAKEUP_BIT_AC_WAKE_ACK BIT(11) | |
251 | #define WAKEUP_BIT_SIDE_TONE_OK BIT(12) | |
252 | #define WAKEUP_BIT_ANC_OK BIT(13) | |
253 | #define WAKEUP_BIT_SW_ERROR BIT(14) | |
254 | #define WAKEUP_BIT_AC_SLEEP_ACK BIT(15) | |
255 | #define WAKEUP_BIT_ARM BIT(17) | |
256 | #define WAKEUP_BIT_HOTMON_LOW BIT(18) | |
257 | #define WAKEUP_BIT_HOTMON_HIGH BIT(19) | |
258 | #define WAKEUP_BIT_MODEM_SW_RESET_REQ BIT(20) | |
259 | #define WAKEUP_BIT_GPIO0 BIT(23) | |
260 | #define WAKEUP_BIT_GPIO1 BIT(24) | |
261 | #define WAKEUP_BIT_GPIO2 BIT(25) | |
262 | #define WAKEUP_BIT_GPIO3 BIT(26) | |
263 | #define WAKEUP_BIT_GPIO4 BIT(27) | |
264 | #define WAKEUP_BIT_GPIO5 BIT(28) | |
265 | #define WAKEUP_BIT_GPIO6 BIT(29) | |
266 | #define WAKEUP_BIT_GPIO7 BIT(30) | |
267 | #define WAKEUP_BIT_GPIO8 BIT(31) | |
268 | ||
269 | /* | |
270 | * This vector maps irq numbers to the bits in the bit field used in | |
271 | * communication with the PRCMU firmware. | |
272 | * | |
273 | * The reason for having this is to keep the irq numbers contiguous even though | |
274 | * the bits in the bit field are not. (The bits also have a tendency to move | |
275 | * around, to further complicate matters.) | |
276 | */ | |
277 | #define IRQ_INDEX(_name) ((IRQ_PRCMU_##_name) - IRQ_PRCMU_BASE) | |
278 | #define IRQ_ENTRY(_name)[IRQ_INDEX(_name)] = (WAKEUP_BIT_##_name) | |
279 | static u32 prcmu_irq_bit[NUM_PRCMU_WAKEUPS] = { | |
280 | IRQ_ENTRY(RTC), | |
281 | IRQ_ENTRY(RTT0), | |
282 | IRQ_ENTRY(RTT1), | |
283 | IRQ_ENTRY(HSI0), | |
284 | IRQ_ENTRY(HSI1), | |
285 | IRQ_ENTRY(CA_WAKE), | |
286 | IRQ_ENTRY(USB), | |
287 | IRQ_ENTRY(ABB), | |
288 | IRQ_ENTRY(ABB_FIFO), | |
289 | IRQ_ENTRY(CA_SLEEP), | |
290 | IRQ_ENTRY(ARM), | |
291 | IRQ_ENTRY(HOTMON_LOW), | |
292 | IRQ_ENTRY(HOTMON_HIGH), | |
293 | IRQ_ENTRY(MODEM_SW_RESET_REQ), | |
294 | IRQ_ENTRY(GPIO0), | |
295 | IRQ_ENTRY(GPIO1), | |
296 | IRQ_ENTRY(GPIO2), | |
297 | IRQ_ENTRY(GPIO3), | |
298 | IRQ_ENTRY(GPIO4), | |
299 | IRQ_ENTRY(GPIO5), | |
300 | IRQ_ENTRY(GPIO6), | |
301 | IRQ_ENTRY(GPIO7), | |
302 | IRQ_ENTRY(GPIO8) | |
303 | }; | |
304 | ||
305 | #define VALID_WAKEUPS (BIT(NUM_PRCMU_WAKEUP_INDICES) - 1) | |
306 | #define WAKEUP_ENTRY(_name)[PRCMU_WAKEUP_INDEX_##_name] = (WAKEUP_BIT_##_name) | |
307 | static u32 prcmu_wakeup_bit[NUM_PRCMU_WAKEUP_INDICES] = { | |
308 | WAKEUP_ENTRY(RTC), | |
309 | WAKEUP_ENTRY(RTT0), | |
310 | WAKEUP_ENTRY(RTT1), | |
311 | WAKEUP_ENTRY(HSI0), | |
312 | WAKEUP_ENTRY(HSI1), | |
313 | WAKEUP_ENTRY(USB), | |
314 | WAKEUP_ENTRY(ABB), | |
315 | WAKEUP_ENTRY(ABB_FIFO), | |
316 | WAKEUP_ENTRY(ARM) | |
317 | }; | |
318 | ||
319 | /* | |
320 | * mb0_transfer - state needed for mailbox 0 communication. | |
321 | * @lock: The transaction lock. | |
322 | * @dbb_events_lock: A lock used to handle concurrent access to (parts of) | |
323 | * the request data. | |
324 | * @mask_work: Work structure used for (un)masking wakeup interrupts. | |
325 | * @req: Request data that need to persist between requests. | |
326 | */ | |
327 | static struct { | |
328 | spinlock_t lock; | |
329 | spinlock_t dbb_irqs_lock; | |
330 | struct work_struct mask_work; | |
331 | struct mutex ac_wake_lock; | |
332 | struct completion ac_wake_work; | |
333 | struct { | |
334 | u32 dbb_irqs; | |
335 | u32 dbb_wakeups; | |
336 | u32 abb_events; | |
337 | } req; | |
338 | } mb0_transfer; | |
339 | ||
340 | /* | |
341 | * mb1_transfer - state needed for mailbox 1 communication. | |
342 | * @lock: The transaction lock. | |
343 | * @work: The transaction completion structure. | |
344 | * @ack: Reply ("acknowledge") data. | |
345 | */ | |
346 | static struct { | |
347 | struct mutex lock; | |
348 | struct completion work; | |
349 | struct { | |
350 | u8 header; | |
351 | u8 arm_opp; | |
352 | u8 ape_opp; | |
353 | u8 ape_voltage_status; | |
354 | } ack; | |
355 | } mb1_transfer; | |
356 | ||
357 | /* | |
358 | * mb2_transfer - state needed for mailbox 2 communication. | |
359 | * @lock: The transaction lock. | |
360 | * @work: The transaction completion structure. | |
361 | * @auto_pm_lock: The autonomous power management configuration lock. | |
362 | * @auto_pm_enabled: A flag indicating whether autonomous PM is enabled. | |
363 | * @req: Request data that need to persist between requests. | |
364 | * @ack: Reply ("acknowledge") data. | |
365 | */ | |
366 | static struct { | |
367 | struct mutex lock; | |
368 | struct completion work; | |
369 | spinlock_t auto_pm_lock; | |
370 | bool auto_pm_enabled; | |
371 | struct { | |
372 | u8 status; | |
373 | } ack; | |
374 | } mb2_transfer; | |
375 | ||
376 | /* | |
377 | * mb3_transfer - state needed for mailbox 3 communication. | |
378 | * @lock: The request lock. | |
379 | * @sysclk_lock: A lock used to handle concurrent sysclk requests. | |
380 | * @sysclk_work: Work structure used for sysclk requests. | |
381 | */ | |
382 | static struct { | |
383 | spinlock_t lock; | |
384 | struct mutex sysclk_lock; | |
385 | struct completion sysclk_work; | |
386 | } mb3_transfer; | |
387 | ||
388 | /* | |
389 | * mb4_transfer - state needed for mailbox 4 communication. | |
390 | * @lock: The transaction lock. | |
391 | * @work: The transaction completion structure. | |
392 | */ | |
393 | static struct { | |
394 | struct mutex lock; | |
395 | struct completion work; | |
396 | } mb4_transfer; | |
397 | ||
398 | /* | |
399 | * mb5_transfer - state needed for mailbox 5 communication. | |
400 | * @lock: The transaction lock. | |
401 | * @work: The transaction completion structure. | |
402 | * @ack: Reply ("acknowledge") data. | |
403 | */ | |
404 | static struct { | |
405 | struct mutex lock; | |
406 | struct completion work; | |
407 | struct { | |
408 | u8 status; | |
409 | u8 value; | |
410 | } ack; | |
411 | } mb5_transfer; | |
412 | ||
413 | static atomic_t ac_wake_req_state = ATOMIC_INIT(0); | |
414 | ||
415 | /* Spinlocks */ | |
416 | static DEFINE_SPINLOCK(clkout_lock); | |
417 | static DEFINE_SPINLOCK(gpiocr_lock); | |
418 | ||
419 | /* Global var to runtime determine TCDM base for v2 or v1 */ | |
420 | static __iomem void *tcdm_base; | |
421 | ||
422 | struct clk_mgt { | |
423 | unsigned int offset; | |
424 | u32 pllsw; | |
425 | }; | |
426 | ||
427 | static DEFINE_SPINLOCK(clk_mgt_lock); | |
428 | ||
c553b3ca | 429 | #define CLK_MGT_ENTRY(_name)[PRCMU_##_name] = { (PRCM_##_name##_MGT_OFF), 0 } |
3df57bcf MN |
430 | struct clk_mgt clk_mgt[PRCMU_NUM_REG_CLOCKS] = { |
431 | CLK_MGT_ENTRY(SGACLK), | |
432 | CLK_MGT_ENTRY(UARTCLK), | |
433 | CLK_MGT_ENTRY(MSP02CLK), | |
434 | CLK_MGT_ENTRY(MSP1CLK), | |
435 | CLK_MGT_ENTRY(I2CCLK), | |
436 | CLK_MGT_ENTRY(SDMMCCLK), | |
437 | CLK_MGT_ENTRY(SLIMCLK), | |
438 | CLK_MGT_ENTRY(PER1CLK), | |
439 | CLK_MGT_ENTRY(PER2CLK), | |
440 | CLK_MGT_ENTRY(PER3CLK), | |
441 | CLK_MGT_ENTRY(PER5CLK), | |
442 | CLK_MGT_ENTRY(PER6CLK), | |
443 | CLK_MGT_ENTRY(PER7CLK), | |
444 | CLK_MGT_ENTRY(LCDCLK), | |
445 | CLK_MGT_ENTRY(BMLCLK), | |
446 | CLK_MGT_ENTRY(HSITXCLK), | |
447 | CLK_MGT_ENTRY(HSIRXCLK), | |
448 | CLK_MGT_ENTRY(HDMICLK), | |
449 | CLK_MGT_ENTRY(APEATCLK), | |
450 | CLK_MGT_ENTRY(APETRACECLK), | |
451 | CLK_MGT_ENTRY(MCDECLK), | |
452 | CLK_MGT_ENTRY(IPI2CCLK), | |
453 | CLK_MGT_ENTRY(DSIALTCLK), | |
454 | CLK_MGT_ENTRY(DMACLK), | |
455 | CLK_MGT_ENTRY(B2R2CLK), | |
456 | CLK_MGT_ENTRY(TVCLK), | |
457 | CLK_MGT_ENTRY(SSPCLK), | |
458 | CLK_MGT_ENTRY(RNGCLK), | |
459 | CLK_MGT_ENTRY(UICCCLK), | |
460 | }; | |
461 | ||
0837bb72 MN |
462 | static struct regulator *hwacc_regulator[NUM_HW_ACC]; |
463 | static struct regulator *hwacc_ret_regulator[NUM_HW_ACC]; | |
464 | ||
465 | static bool hwacc_enabled[NUM_HW_ACC]; | |
466 | static bool hwacc_ret_enabled[NUM_HW_ACC]; | |
467 | ||
468 | static const char *hwacc_regulator_name[NUM_HW_ACC] = { | |
469 | [HW_ACC_SVAMMDSP] = "hwacc-sva-mmdsp", | |
470 | [HW_ACC_SVAPIPE] = "hwacc-sva-pipe", | |
471 | [HW_ACC_SIAMMDSP] = "hwacc-sia-mmdsp", | |
472 | [HW_ACC_SIAPIPE] = "hwacc-sia-pipe", | |
473 | [HW_ACC_SGA] = "hwacc-sga", | |
474 | [HW_ACC_B2R2] = "hwacc-b2r2", | |
475 | [HW_ACC_MCDE] = "hwacc-mcde", | |
476 | [HW_ACC_ESRAM1] = "hwacc-esram1", | |
477 | [HW_ACC_ESRAM2] = "hwacc-esram2", | |
478 | [HW_ACC_ESRAM3] = "hwacc-esram3", | |
479 | [HW_ACC_ESRAM4] = "hwacc-esram4", | |
480 | }; | |
481 | ||
482 | static const char *hwacc_ret_regulator_name[NUM_HW_ACC] = { | |
483 | [HW_ACC_SVAMMDSP] = "hwacc-sva-mmdsp-ret", | |
484 | [HW_ACC_SIAMMDSP] = "hwacc-sia-mmdsp-ret", | |
485 | [HW_ACC_ESRAM1] = "hwacc-esram1-ret", | |
486 | [HW_ACC_ESRAM2] = "hwacc-esram2-ret", | |
487 | [HW_ACC_ESRAM3] = "hwacc-esram3-ret", | |
488 | [HW_ACC_ESRAM4] = "hwacc-esram4-ret", | |
489 | }; | |
490 | ||
3df57bcf MN |
491 | /* |
492 | * Used by MCDE to setup all necessary PRCMU registers | |
493 | */ | |
494 | #define PRCMU_RESET_DSIPLL 0x00004000 | |
495 | #define PRCMU_UNCLAMP_DSIPLL 0x00400800 | |
496 | ||
497 | #define PRCMU_CLK_PLL_DIV_SHIFT 0 | |
498 | #define PRCMU_CLK_PLL_SW_SHIFT 5 | |
499 | #define PRCMU_CLK_38 (1 << 9) | |
500 | #define PRCMU_CLK_38_SRC (1 << 10) | |
501 | #define PRCMU_CLK_38_DIV (1 << 11) | |
502 | ||
503 | /* PLLDIV=12, PLLSW=4 (PLLDDR) */ | |
504 | #define PRCMU_DSI_CLOCK_SETTING 0x0000008C | |
505 | ||
506 | /* PLLDIV=8, PLLSW=4 (PLLDDR) */ | |
507 | #define PRCMU_DSI_CLOCK_SETTING_U8400 0x00000088 | |
508 | ||
509 | /* DPI 50000000 Hz */ | |
510 | #define PRCMU_DPI_CLOCK_SETTING ((1 << PRCMU_CLK_PLL_SW_SHIFT) | \ | |
511 | (16 << PRCMU_CLK_PLL_DIV_SHIFT)) | |
512 | #define PRCMU_DSI_LP_CLOCK_SETTING 0x00000E00 | |
513 | ||
514 | /* D=101, N=1, R=4, SELDIV2=0 */ | |
515 | #define PRCMU_PLLDSI_FREQ_SETTING 0x00040165 | |
516 | ||
517 | /* D=70, N=1, R=3, SELDIV2=0 */ | |
518 | #define PRCMU_PLLDSI_FREQ_SETTING_U8400 0x00030146 | |
519 | ||
520 | #define PRCMU_ENABLE_PLLDSI 0x00000001 | |
521 | #define PRCMU_DISABLE_PLLDSI 0x00000000 | |
522 | #define PRCMU_RELEASE_RESET_DSS 0x0000400C | |
523 | #define PRCMU_DSI_PLLOUT_SEL_SETTING 0x00000202 | |
524 | /* ESC clk, div0=1, div1=1, div2=3 */ | |
525 | #define PRCMU_ENABLE_ESCAPE_CLOCK_DIV 0x07030101 | |
526 | #define PRCMU_DISABLE_ESCAPE_CLOCK_DIV 0x00030101 | |
527 | #define PRCMU_DSI_RESET_SW 0x00000007 | |
528 | ||
529 | #define PRCMU_PLLDSI_LOCKP_LOCKED 0x3 | |
530 | ||
531 | static struct { | |
532 | u8 project_number; | |
533 | u8 api_version; | |
534 | u8 func_version; | |
535 | u8 errata; | |
536 | } prcmu_version; | |
537 | ||
538 | ||
73180f85 | 539 | int db8500_prcmu_enable_dsipll(void) |
3df57bcf MN |
540 | { |
541 | int i; | |
542 | unsigned int plldsifreq; | |
543 | ||
544 | /* Clear DSIPLL_RESETN */ | |
c553b3ca | 545 | writel(PRCMU_RESET_DSIPLL, PRCM_APE_RESETN_CLR); |
3df57bcf | 546 | /* Unclamp DSIPLL in/out */ |
c553b3ca | 547 | writel(PRCMU_UNCLAMP_DSIPLL, PRCM_MMIP_LS_CLAMP_CLR); |
3df57bcf MN |
548 | |
549 | if (prcmu_is_u8400()) | |
550 | plldsifreq = PRCMU_PLLDSI_FREQ_SETTING_U8400; | |
551 | else | |
552 | plldsifreq = PRCMU_PLLDSI_FREQ_SETTING; | |
553 | /* Set DSI PLL FREQ */ | |
c553b3ca MN |
554 | writel(plldsifreq, PRCM_PLLDSI_FREQ); |
555 | writel(PRCMU_DSI_PLLOUT_SEL_SETTING, PRCM_DSI_PLLOUT_SEL); | |
3df57bcf | 556 | /* Enable Escape clocks */ |
c553b3ca | 557 | writel(PRCMU_ENABLE_ESCAPE_CLOCK_DIV, PRCM_DSITVCLK_DIV); |
3df57bcf MN |
558 | |
559 | /* Start DSI PLL */ | |
c553b3ca | 560 | writel(PRCMU_ENABLE_PLLDSI, PRCM_PLLDSI_ENABLE); |
3df57bcf | 561 | /* Reset DSI PLL */ |
c553b3ca | 562 | writel(PRCMU_DSI_RESET_SW, PRCM_DSI_SW_RESET); |
3df57bcf | 563 | for (i = 0; i < 10; i++) { |
c553b3ca | 564 | if ((readl(PRCM_PLLDSI_LOCKP) & PRCMU_PLLDSI_LOCKP_LOCKED) |
3df57bcf MN |
565 | == PRCMU_PLLDSI_LOCKP_LOCKED) |
566 | break; | |
567 | udelay(100); | |
568 | } | |
569 | /* Set DSIPLL_RESETN */ | |
c553b3ca | 570 | writel(PRCMU_RESET_DSIPLL, PRCM_APE_RESETN_SET); |
3df57bcf MN |
571 | return 0; |
572 | } | |
573 | ||
73180f85 | 574 | int db8500_prcmu_disable_dsipll(void) |
3df57bcf MN |
575 | { |
576 | /* Disable dsi pll */ | |
c553b3ca | 577 | writel(PRCMU_DISABLE_PLLDSI, PRCM_PLLDSI_ENABLE); |
3df57bcf | 578 | /* Disable escapeclock */ |
c553b3ca | 579 | writel(PRCMU_DISABLE_ESCAPE_CLOCK_DIV, PRCM_DSITVCLK_DIV); |
3df57bcf MN |
580 | return 0; |
581 | } | |
582 | ||
73180f85 | 583 | int db8500_prcmu_set_display_clocks(void) |
3df57bcf MN |
584 | { |
585 | unsigned long flags; | |
586 | unsigned int dsiclk; | |
587 | ||
588 | if (prcmu_is_u8400()) | |
589 | dsiclk = PRCMU_DSI_CLOCK_SETTING_U8400; | |
590 | else | |
591 | dsiclk = PRCMU_DSI_CLOCK_SETTING; | |
592 | ||
593 | spin_lock_irqsave(&clk_mgt_lock, flags); | |
594 | ||
595 | /* Grab the HW semaphore. */ | |
c553b3ca | 596 | while ((readl(PRCM_SEM) & PRCM_SEM_PRCM_SEM) != 0) |
3df57bcf MN |
597 | cpu_relax(); |
598 | ||
c553b3ca MN |
599 | writel(dsiclk, PRCM_HDMICLK_MGT); |
600 | writel(PRCMU_DSI_LP_CLOCK_SETTING, PRCM_TVCLK_MGT); | |
601 | writel(PRCMU_DPI_CLOCK_SETTING, PRCM_LCDCLK_MGT); | |
3df57bcf MN |
602 | |
603 | /* Release the HW semaphore. */ | |
c553b3ca | 604 | writel(0, PRCM_SEM); |
3df57bcf MN |
605 | |
606 | spin_unlock_irqrestore(&clk_mgt_lock, flags); | |
607 | ||
608 | return 0; | |
609 | } | |
610 | ||
611 | /** | |
612 | * prcmu_enable_spi2 - Enables pin muxing for SPI2 on OtherAlternateC1. | |
613 | */ | |
614 | void prcmu_enable_spi2(void) | |
615 | { | |
616 | u32 reg; | |
617 | unsigned long flags; | |
618 | ||
619 | spin_lock_irqsave(&gpiocr_lock, flags); | |
c553b3ca MN |
620 | reg = readl(PRCM_GPIOCR); |
621 | writel(reg | PRCM_GPIOCR_SPI2_SELECT, PRCM_GPIOCR); | |
3df57bcf MN |
622 | spin_unlock_irqrestore(&gpiocr_lock, flags); |
623 | } | |
624 | ||
625 | /** | |
626 | * prcmu_disable_spi2 - Disables pin muxing for SPI2 on OtherAlternateC1. | |
627 | */ | |
628 | void prcmu_disable_spi2(void) | |
629 | { | |
630 | u32 reg; | |
631 | unsigned long flags; | |
632 | ||
633 | spin_lock_irqsave(&gpiocr_lock, flags); | |
c553b3ca MN |
634 | reg = readl(PRCM_GPIOCR); |
635 | writel(reg & ~PRCM_GPIOCR_SPI2_SELECT, PRCM_GPIOCR); | |
3df57bcf MN |
636 | spin_unlock_irqrestore(&gpiocr_lock, flags); |
637 | } | |
638 | ||
639 | bool prcmu_has_arm_maxopp(void) | |
640 | { | |
641 | return (readb(tcdm_base + PRCM_AVS_VARM_MAX_OPP) & | |
642 | PRCM_AVS_ISMODEENABLE_MASK) == PRCM_AVS_ISMODEENABLE_MASK; | |
643 | } | |
644 | ||
645 | bool prcmu_is_u8400(void) | |
646 | { | |
647 | return prcmu_version.project_number == PRCMU_PROJECT_ID_8400V2_0; | |
648 | } | |
649 | ||
650 | /** | |
651 | * prcmu_get_boot_status - PRCMU boot status checking | |
652 | * Returns: the current PRCMU boot status | |
653 | */ | |
654 | int prcmu_get_boot_status(void) | |
655 | { | |
656 | return readb(tcdm_base + PRCM_BOOT_STATUS); | |
657 | } | |
658 | ||
659 | /** | |
660 | * prcmu_set_rc_a2p - This function is used to run few power state sequences | |
661 | * @val: Value to be set, i.e. transition requested | |
662 | * Returns: 0 on success, -EINVAL on invalid argument | |
663 | * | |
664 | * This function is used to run the following power state sequences - | |
665 | * any state to ApReset, ApDeepSleep to ApExecute, ApExecute to ApDeepSleep | |
666 | */ | |
667 | int prcmu_set_rc_a2p(enum romcode_write val) | |
668 | { | |
669 | if (val < RDY_2_DS || val > RDY_2_XP70_RST) | |
670 | return -EINVAL; | |
671 | writeb(val, (tcdm_base + PRCM_ROMCODE_A2P)); | |
672 | return 0; | |
673 | } | |
674 | ||
675 | /** | |
676 | * prcmu_get_rc_p2a - This function is used to get power state sequences | |
677 | * Returns: the power transition that has last happened | |
678 | * | |
679 | * This function can return the following transitions- | |
680 | * any state to ApReset, ApDeepSleep to ApExecute, ApExecute to ApDeepSleep | |
681 | */ | |
682 | enum romcode_read prcmu_get_rc_p2a(void) | |
683 | { | |
684 | return readb(tcdm_base + PRCM_ROMCODE_P2A); | |
685 | } | |
686 | ||
687 | /** | |
688 | * prcmu_get_current_mode - Return the current XP70 power mode | |
689 | * Returns: Returns the current AP(ARM) power mode: init, | |
690 | * apBoot, apExecute, apDeepSleep, apSleep, apIdle, apReset | |
691 | */ | |
692 | enum ap_pwrst prcmu_get_xp70_current_state(void) | |
693 | { | |
694 | return readb(tcdm_base + PRCM_XP70_CUR_PWR_STATE); | |
695 | } | |
696 | ||
697 | /** | |
698 | * prcmu_config_clkout - Configure one of the programmable clock outputs. | |
699 | * @clkout: The CLKOUT number (0 or 1). | |
700 | * @source: The clock to be used (one of the PRCMU_CLKSRC_*). | |
701 | * @div: The divider to be applied. | |
702 | * | |
703 | * Configures one of the programmable clock outputs (CLKOUTs). | |
704 | * @div should be in the range [1,63] to request a configuration, or 0 to | |
705 | * inform that the configuration is no longer requested. | |
706 | */ | |
707 | int prcmu_config_clkout(u8 clkout, u8 source, u8 div) | |
708 | { | |
709 | static int requests[2]; | |
710 | int r = 0; | |
711 | unsigned long flags; | |
712 | u32 val; | |
713 | u32 bits; | |
714 | u32 mask; | |
715 | u32 div_mask; | |
716 | ||
717 | BUG_ON(clkout > 1); | |
718 | BUG_ON(div > 63); | |
719 | BUG_ON((clkout == 0) && (source > PRCMU_CLKSRC_CLK009)); | |
720 | ||
721 | if (!div && !requests[clkout]) | |
722 | return -EINVAL; | |
723 | ||
724 | switch (clkout) { | |
725 | case 0: | |
726 | div_mask = PRCM_CLKOCR_CLKODIV0_MASK; | |
727 | mask = (PRCM_CLKOCR_CLKODIV0_MASK | PRCM_CLKOCR_CLKOSEL0_MASK); | |
728 | bits = ((source << PRCM_CLKOCR_CLKOSEL0_SHIFT) | | |
729 | (div << PRCM_CLKOCR_CLKODIV0_SHIFT)); | |
730 | break; | |
731 | case 1: | |
732 | div_mask = PRCM_CLKOCR_CLKODIV1_MASK; | |
733 | mask = (PRCM_CLKOCR_CLKODIV1_MASK | PRCM_CLKOCR_CLKOSEL1_MASK | | |
734 | PRCM_CLKOCR_CLK1TYPE); | |
735 | bits = ((source << PRCM_CLKOCR_CLKOSEL1_SHIFT) | | |
736 | (div << PRCM_CLKOCR_CLKODIV1_SHIFT)); | |
737 | break; | |
738 | } | |
739 | bits &= mask; | |
740 | ||
741 | spin_lock_irqsave(&clkout_lock, flags); | |
742 | ||
c553b3ca | 743 | val = readl(PRCM_CLKOCR); |
3df57bcf MN |
744 | if (val & div_mask) { |
745 | if (div) { | |
746 | if ((val & mask) != bits) { | |
747 | r = -EBUSY; | |
748 | goto unlock_and_return; | |
749 | } | |
750 | } else { | |
751 | if ((val & mask & ~div_mask) != bits) { | |
752 | r = -EINVAL; | |
753 | goto unlock_and_return; | |
754 | } | |
755 | } | |
756 | } | |
c553b3ca | 757 | writel((bits | (val & ~mask)), PRCM_CLKOCR); |
3df57bcf MN |
758 | requests[clkout] += (div ? 1 : -1); |
759 | ||
760 | unlock_and_return: | |
761 | spin_unlock_irqrestore(&clkout_lock, flags); | |
762 | ||
763 | return r; | |
764 | } | |
765 | ||
73180f85 | 766 | int db8500_prcmu_set_power_state(u8 state, bool keep_ulp_clk, bool keep_ap_pll) |
3df57bcf MN |
767 | { |
768 | unsigned long flags; | |
769 | ||
770 | BUG_ON((state < PRCMU_AP_SLEEP) || (PRCMU_AP_DEEP_IDLE < state)); | |
771 | ||
772 | spin_lock_irqsave(&mb0_transfer.lock, flags); | |
773 | ||
c553b3ca | 774 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(0)) |
3df57bcf MN |
775 | cpu_relax(); |
776 | ||
777 | writeb(MB0H_POWER_STATE_TRANS, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB0)); | |
778 | writeb(state, (tcdm_base + PRCM_REQ_MB0_AP_POWER_STATE)); | |
779 | writeb((keep_ap_pll ? 1 : 0), (tcdm_base + PRCM_REQ_MB0_AP_PLL_STATE)); | |
780 | writeb((keep_ulp_clk ? 1 : 0), | |
781 | (tcdm_base + PRCM_REQ_MB0_ULP_CLOCK_STATE)); | |
782 | writeb(0, (tcdm_base + PRCM_REQ_MB0_DO_NOT_WFI)); | |
c553b3ca | 783 | writel(MBOX_BIT(0), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
784 | |
785 | spin_unlock_irqrestore(&mb0_transfer.lock, flags); | |
786 | ||
787 | return 0; | |
788 | } | |
789 | ||
790 | /* This function should only be called while mb0_transfer.lock is held. */ | |
791 | static void config_wakeups(void) | |
792 | { | |
793 | const u8 header[2] = { | |
794 | MB0H_CONFIG_WAKEUPS_EXE, | |
795 | MB0H_CONFIG_WAKEUPS_SLEEP | |
796 | }; | |
797 | static u32 last_dbb_events; | |
798 | static u32 last_abb_events; | |
799 | u32 dbb_events; | |
800 | u32 abb_events; | |
801 | unsigned int i; | |
802 | ||
803 | dbb_events = mb0_transfer.req.dbb_irqs | mb0_transfer.req.dbb_wakeups; | |
804 | dbb_events |= (WAKEUP_BIT_AC_WAKE_ACK | WAKEUP_BIT_AC_SLEEP_ACK); | |
805 | ||
806 | abb_events = mb0_transfer.req.abb_events; | |
807 | ||
808 | if ((dbb_events == last_dbb_events) && (abb_events == last_abb_events)) | |
809 | return; | |
810 | ||
811 | for (i = 0; i < 2; i++) { | |
c553b3ca | 812 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(0)) |
3df57bcf MN |
813 | cpu_relax(); |
814 | writel(dbb_events, (tcdm_base + PRCM_REQ_MB0_WAKEUP_8500)); | |
815 | writel(abb_events, (tcdm_base + PRCM_REQ_MB0_WAKEUP_4500)); | |
816 | writeb(header[i], (tcdm_base + PRCM_MBOX_HEADER_REQ_MB0)); | |
c553b3ca | 817 | writel(MBOX_BIT(0), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
818 | } |
819 | last_dbb_events = dbb_events; | |
820 | last_abb_events = abb_events; | |
821 | } | |
822 | ||
73180f85 | 823 | void db8500_prcmu_enable_wakeups(u32 wakeups) |
3df57bcf MN |
824 | { |
825 | unsigned long flags; | |
826 | u32 bits; | |
827 | int i; | |
828 | ||
829 | BUG_ON(wakeups != (wakeups & VALID_WAKEUPS)); | |
830 | ||
831 | for (i = 0, bits = 0; i < NUM_PRCMU_WAKEUP_INDICES; i++) { | |
832 | if (wakeups & BIT(i)) | |
833 | bits |= prcmu_wakeup_bit[i]; | |
834 | } | |
835 | ||
836 | spin_lock_irqsave(&mb0_transfer.lock, flags); | |
837 | ||
838 | mb0_transfer.req.dbb_wakeups = bits; | |
839 | config_wakeups(); | |
840 | ||
841 | spin_unlock_irqrestore(&mb0_transfer.lock, flags); | |
842 | } | |
843 | ||
73180f85 | 844 | void db8500_prcmu_config_abb_event_readout(u32 abb_events) |
3df57bcf MN |
845 | { |
846 | unsigned long flags; | |
847 | ||
848 | spin_lock_irqsave(&mb0_transfer.lock, flags); | |
849 | ||
850 | mb0_transfer.req.abb_events = abb_events; | |
851 | config_wakeups(); | |
852 | ||
853 | spin_unlock_irqrestore(&mb0_transfer.lock, flags); | |
854 | } | |
855 | ||
73180f85 | 856 | void db8500_prcmu_get_abb_event_buffer(void __iomem **buf) |
3df57bcf MN |
857 | { |
858 | if (readb(tcdm_base + PRCM_ACK_MB0_READ_POINTER) & 1) | |
859 | *buf = (tcdm_base + PRCM_ACK_MB0_WAKEUP_1_4500); | |
860 | else | |
861 | *buf = (tcdm_base + PRCM_ACK_MB0_WAKEUP_0_4500); | |
862 | } | |
863 | ||
864 | /** | |
73180f85 | 865 | * db8500_prcmu_set_arm_opp - set the appropriate ARM OPP |
3df57bcf MN |
866 | * @opp: The new ARM operating point to which transition is to be made |
867 | * Returns: 0 on success, non-zero on failure | |
868 | * | |
869 | * This function sets the the operating point of the ARM. | |
870 | */ | |
73180f85 | 871 | int db8500_prcmu_set_arm_opp(u8 opp) |
3df57bcf MN |
872 | { |
873 | int r; | |
874 | ||
875 | if (opp < ARM_NO_CHANGE || opp > ARM_EXTCLK) | |
876 | return -EINVAL; | |
877 | ||
878 | r = 0; | |
879 | ||
880 | mutex_lock(&mb1_transfer.lock); | |
881 | ||
c553b3ca | 882 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(1)) |
3df57bcf MN |
883 | cpu_relax(); |
884 | ||
885 | writeb(MB1H_ARM_APE_OPP, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB1)); | |
886 | writeb(opp, (tcdm_base + PRCM_REQ_MB1_ARM_OPP)); | |
887 | writeb(APE_NO_CHANGE, (tcdm_base + PRCM_REQ_MB1_APE_OPP)); | |
888 | ||
c553b3ca | 889 | writel(MBOX_BIT(1), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
890 | wait_for_completion(&mb1_transfer.work); |
891 | ||
892 | if ((mb1_transfer.ack.header != MB1H_ARM_APE_OPP) || | |
893 | (mb1_transfer.ack.arm_opp != opp)) | |
894 | r = -EIO; | |
895 | ||
896 | mutex_unlock(&mb1_transfer.lock); | |
897 | ||
898 | return r; | |
899 | } | |
900 | ||
901 | /** | |
73180f85 | 902 | * db8500_prcmu_get_arm_opp - get the current ARM OPP |
3df57bcf MN |
903 | * |
904 | * Returns: the current ARM OPP | |
905 | */ | |
73180f85 | 906 | int db8500_prcmu_get_arm_opp(void) |
3df57bcf MN |
907 | { |
908 | return readb(tcdm_base + PRCM_ACK_MB1_CURRENT_ARM_OPP); | |
909 | } | |
910 | ||
911 | /** | |
912 | * prcmu_get_ddr_opp - get the current DDR OPP | |
913 | * | |
914 | * Returns: the current DDR OPP | |
915 | */ | |
916 | int prcmu_get_ddr_opp(void) | |
917 | { | |
c553b3ca | 918 | return readb(PRCM_DDR_SUBSYS_APE_MINBW); |
3df57bcf MN |
919 | } |
920 | ||
921 | /** | |
922 | * set_ddr_opp - set the appropriate DDR OPP | |
923 | * @opp: The new DDR operating point to which transition is to be made | |
924 | * Returns: 0 on success, non-zero on failure | |
925 | * | |
926 | * This function sets the operating point of the DDR. | |
927 | */ | |
928 | int prcmu_set_ddr_opp(u8 opp) | |
929 | { | |
930 | if (opp < DDR_100_OPP || opp > DDR_25_OPP) | |
931 | return -EINVAL; | |
932 | /* Changing the DDR OPP can hang the hardware pre-v21 */ | |
933 | if (cpu_is_u8500v20_or_later() && !cpu_is_u8500v20()) | |
c553b3ca | 934 | writeb(opp, PRCM_DDR_SUBSYS_APE_MINBW); |
3df57bcf MN |
935 | |
936 | return 0; | |
937 | } | |
938 | /** | |
939 | * set_ape_opp - set the appropriate APE OPP | |
940 | * @opp: The new APE operating point to which transition is to be made | |
941 | * Returns: 0 on success, non-zero on failure | |
942 | * | |
943 | * This function sets the operating point of the APE. | |
944 | */ | |
945 | int prcmu_set_ape_opp(u8 opp) | |
946 | { | |
947 | int r = 0; | |
948 | ||
949 | mutex_lock(&mb1_transfer.lock); | |
950 | ||
c553b3ca | 951 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(1)) |
3df57bcf MN |
952 | cpu_relax(); |
953 | ||
954 | writeb(MB1H_ARM_APE_OPP, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB1)); | |
955 | writeb(ARM_NO_CHANGE, (tcdm_base + PRCM_REQ_MB1_ARM_OPP)); | |
956 | writeb(opp, (tcdm_base + PRCM_REQ_MB1_APE_OPP)); | |
957 | ||
c553b3ca | 958 | writel(MBOX_BIT(1), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
959 | wait_for_completion(&mb1_transfer.work); |
960 | ||
961 | if ((mb1_transfer.ack.header != MB1H_ARM_APE_OPP) || | |
962 | (mb1_transfer.ack.ape_opp != opp)) | |
963 | r = -EIO; | |
964 | ||
965 | mutex_unlock(&mb1_transfer.lock); | |
966 | ||
967 | return r; | |
968 | } | |
969 | ||
970 | /** | |
971 | * prcmu_get_ape_opp - get the current APE OPP | |
972 | * | |
973 | * Returns: the current APE OPP | |
974 | */ | |
975 | int prcmu_get_ape_opp(void) | |
976 | { | |
977 | return readb(tcdm_base + PRCM_ACK_MB1_CURRENT_APE_OPP); | |
978 | } | |
979 | ||
980 | /** | |
981 | * prcmu_request_ape_opp_100_voltage - Request APE OPP 100% voltage | |
982 | * @enable: true to request the higher voltage, false to drop a request. | |
983 | * | |
984 | * Calls to this function to enable and disable requests must be balanced. | |
985 | */ | |
986 | int prcmu_request_ape_opp_100_voltage(bool enable) | |
987 | { | |
988 | int r = 0; | |
989 | u8 header; | |
990 | static unsigned int requests; | |
991 | ||
992 | mutex_lock(&mb1_transfer.lock); | |
993 | ||
994 | if (enable) { | |
995 | if (0 != requests++) | |
996 | goto unlock_and_return; | |
997 | header = MB1H_REQUEST_APE_OPP_100_VOLT; | |
998 | } else { | |
999 | if (requests == 0) { | |
1000 | r = -EIO; | |
1001 | goto unlock_and_return; | |
1002 | } else if (1 != requests--) { | |
1003 | goto unlock_and_return; | |
1004 | } | |
1005 | header = MB1H_RELEASE_APE_OPP_100_VOLT; | |
1006 | } | |
1007 | ||
c553b3ca | 1008 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(1)) |
3df57bcf MN |
1009 | cpu_relax(); |
1010 | ||
1011 | writeb(header, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB1)); | |
1012 | ||
c553b3ca | 1013 | writel(MBOX_BIT(1), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1014 | wait_for_completion(&mb1_transfer.work); |
1015 | ||
1016 | if ((mb1_transfer.ack.header != header) || | |
1017 | ((mb1_transfer.ack.ape_voltage_status & BIT(0)) != 0)) | |
1018 | r = -EIO; | |
1019 | ||
1020 | unlock_and_return: | |
1021 | mutex_unlock(&mb1_transfer.lock); | |
1022 | ||
1023 | return r; | |
1024 | } | |
1025 | ||
1026 | /** | |
1027 | * prcmu_release_usb_wakeup_state - release the state required by a USB wakeup | |
1028 | * | |
1029 | * This function releases the power state requirements of a USB wakeup. | |
1030 | */ | |
1031 | int prcmu_release_usb_wakeup_state(void) | |
1032 | { | |
1033 | int r = 0; | |
1034 | ||
1035 | mutex_lock(&mb1_transfer.lock); | |
1036 | ||
c553b3ca | 1037 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(1)) |
3df57bcf MN |
1038 | cpu_relax(); |
1039 | ||
1040 | writeb(MB1H_RELEASE_USB_WAKEUP, | |
1041 | (tcdm_base + PRCM_MBOX_HEADER_REQ_MB1)); | |
1042 | ||
c553b3ca | 1043 | writel(MBOX_BIT(1), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1044 | wait_for_completion(&mb1_transfer.work); |
1045 | ||
1046 | if ((mb1_transfer.ack.header != MB1H_RELEASE_USB_WAKEUP) || | |
1047 | ((mb1_transfer.ack.ape_voltage_status & BIT(0)) != 0)) | |
1048 | r = -EIO; | |
1049 | ||
1050 | mutex_unlock(&mb1_transfer.lock); | |
1051 | ||
1052 | return r; | |
1053 | } | |
1054 | ||
0837bb72 MN |
1055 | static int request_pll(u8 clock, bool enable) |
1056 | { | |
1057 | int r = 0; | |
1058 | ||
1059 | if (clock == PRCMU_PLLSOC1) | |
1060 | clock = (enable ? PLL_SOC1_ON : PLL_SOC1_OFF); | |
1061 | else | |
1062 | return -EINVAL; | |
1063 | ||
1064 | mutex_lock(&mb1_transfer.lock); | |
1065 | ||
1066 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(1)) | |
1067 | cpu_relax(); | |
1068 | ||
1069 | writeb(MB1H_PLL_ON_OFF, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB1)); | |
1070 | writeb(clock, (tcdm_base + PRCM_REQ_MB1_PLL_ON_OFF)); | |
1071 | ||
1072 | writel(MBOX_BIT(1), PRCM_MBOX_CPU_SET); | |
1073 | wait_for_completion(&mb1_transfer.work); | |
1074 | ||
1075 | if (mb1_transfer.ack.header != MB1H_PLL_ON_OFF) | |
1076 | r = -EIO; | |
1077 | ||
1078 | mutex_unlock(&mb1_transfer.lock); | |
1079 | ||
1080 | return r; | |
1081 | } | |
1082 | ||
0b9199e3 BJ |
1083 | /** |
1084 | * prcmu_set_hwacc - set the power state of a h/w accelerator | |
1085 | * @hwacc_dev: The hardware accelerator (enum hw_acc_dev). | |
1086 | * @state: The new power state (enum hw_acc_state). | |
1087 | * | |
1088 | * This function sets the power state of a hardware accelerator. | |
1089 | * This function should not be called from interrupt context. | |
1090 | * | |
1091 | * NOTE! Deprecated, to be removed when all users switched over to use the | |
1092 | * regulator framework API. | |
1093 | */ | |
1094 | int prcmu_set_hwacc(u16 hwacc_dev, u8 state) | |
1095 | { | |
1096 | int r = 0; | |
1097 | bool ram_retention = false; | |
1098 | bool enable, enable_ret; | |
1099 | ||
1100 | /* check argument */ | |
1101 | BUG_ON(hwacc_dev >= NUM_HW_ACC); | |
1102 | ||
1103 | /* get state of switches */ | |
1104 | enable = hwacc_enabled[hwacc_dev]; | |
1105 | enable_ret = hwacc_ret_enabled[hwacc_dev]; | |
1106 | ||
1107 | /* set flag if retention is possible */ | |
1108 | switch (hwacc_dev) { | |
1109 | case HW_ACC_SVAMMDSP: | |
1110 | case HW_ACC_SIAMMDSP: | |
1111 | case HW_ACC_ESRAM1: | |
1112 | case HW_ACC_ESRAM2: | |
1113 | case HW_ACC_ESRAM3: | |
1114 | case HW_ACC_ESRAM4: | |
1115 | ram_retention = true; | |
1116 | break; | |
1117 | } | |
1118 | ||
1119 | /* check argument */ | |
1120 | BUG_ON(state > HW_ON); | |
1121 | BUG_ON(state == HW_OFF_RAMRET && !ram_retention); | |
1122 | ||
1123 | /* modify enable flags */ | |
1124 | switch (state) { | |
1125 | case HW_OFF: | |
1126 | enable_ret = false; | |
1127 | enable = false; | |
1128 | break; | |
1129 | case HW_ON: | |
1130 | enable = true; | |
1131 | break; | |
1132 | case HW_OFF_RAMRET: | |
1133 | enable_ret = true; | |
1134 | enable = false; | |
1135 | break; | |
1136 | } | |
1137 | ||
1138 | /* get regulator (lazy) */ | |
1139 | if (hwacc_regulator[hwacc_dev] == NULL) { | |
1140 | hwacc_regulator[hwacc_dev] = regulator_get(NULL, | |
1141 | hwacc_regulator_name[hwacc_dev]); | |
1142 | if (IS_ERR(hwacc_regulator[hwacc_dev])) { | |
1143 | pr_err("prcmu: failed to get supply %s\n", | |
1144 | hwacc_regulator_name[hwacc_dev]); | |
1145 | r = PTR_ERR(hwacc_regulator[hwacc_dev]); | |
1146 | goto out; | |
1147 | } | |
1148 | } | |
1149 | ||
1150 | if (ram_retention) { | |
1151 | if (hwacc_ret_regulator[hwacc_dev] == NULL) { | |
1152 | hwacc_ret_regulator[hwacc_dev] = regulator_get(NULL, | |
1153 | hwacc_ret_regulator_name[hwacc_dev]); | |
1154 | if (IS_ERR(hwacc_ret_regulator[hwacc_dev])) { | |
1155 | pr_err("prcmu: failed to get supply %s\n", | |
1156 | hwacc_ret_regulator_name[hwacc_dev]); | |
1157 | r = PTR_ERR(hwacc_ret_regulator[hwacc_dev]); | |
1158 | goto out; | |
1159 | } | |
1160 | } | |
1161 | } | |
1162 | ||
1163 | /* set regulators */ | |
1164 | if (ram_retention) { | |
1165 | if (enable_ret && !hwacc_ret_enabled[hwacc_dev]) { | |
1166 | r = regulator_enable(hwacc_ret_regulator[hwacc_dev]); | |
1167 | if (r < 0) { | |
1168 | pr_err("prcmu_set_hwacc: ret enable failed\n"); | |
1169 | goto out; | |
1170 | } | |
1171 | hwacc_ret_enabled[hwacc_dev] = true; | |
1172 | } | |
1173 | } | |
1174 | ||
1175 | if (enable && !hwacc_enabled[hwacc_dev]) { | |
1176 | r = regulator_enable(hwacc_regulator[hwacc_dev]); | |
1177 | if (r < 0) { | |
1178 | pr_err("prcmu_set_hwacc: enable failed\n"); | |
1179 | goto out; | |
1180 | } | |
1181 | hwacc_enabled[hwacc_dev] = true; | |
1182 | } | |
1183 | ||
1184 | if (!enable && hwacc_enabled[hwacc_dev]) { | |
1185 | r = regulator_disable(hwacc_regulator[hwacc_dev]); | |
1186 | if (r < 0) { | |
1187 | pr_err("prcmu_set_hwacc: disable failed\n"); | |
1188 | goto out; | |
1189 | } | |
1190 | hwacc_enabled[hwacc_dev] = false; | |
1191 | } | |
1192 | ||
1193 | if (ram_retention) { | |
1194 | if (!enable_ret && hwacc_ret_enabled[hwacc_dev]) { | |
1195 | r = regulator_disable(hwacc_ret_regulator[hwacc_dev]); | |
1196 | if (r < 0) { | |
1197 | pr_err("prcmu_set_hwacc: ret disable failed\n"); | |
1198 | goto out; | |
1199 | } | |
1200 | hwacc_ret_enabled[hwacc_dev] = false; | |
1201 | } | |
1202 | } | |
1203 | ||
1204 | out: | |
1205 | return r; | |
1206 | } | |
1207 | EXPORT_SYMBOL(prcmu_set_hwacc); | |
1208 | ||
3df57bcf | 1209 | /** |
73180f85 | 1210 | * db8500_prcmu_set_epod - set the state of a EPOD (power domain) |
3df57bcf MN |
1211 | * @epod_id: The EPOD to set |
1212 | * @epod_state: The new EPOD state | |
1213 | * | |
1214 | * This function sets the state of a EPOD (power domain). It may not be called | |
1215 | * from interrupt context. | |
1216 | */ | |
73180f85 | 1217 | int db8500_prcmu_set_epod(u16 epod_id, u8 epod_state) |
3df57bcf MN |
1218 | { |
1219 | int r = 0; | |
1220 | bool ram_retention = false; | |
1221 | int i; | |
1222 | ||
1223 | /* check argument */ | |
1224 | BUG_ON(epod_id >= NUM_EPOD_ID); | |
1225 | ||
1226 | /* set flag if retention is possible */ | |
1227 | switch (epod_id) { | |
1228 | case EPOD_ID_SVAMMDSP: | |
1229 | case EPOD_ID_SIAMMDSP: | |
1230 | case EPOD_ID_ESRAM12: | |
1231 | case EPOD_ID_ESRAM34: | |
1232 | ram_retention = true; | |
1233 | break; | |
1234 | } | |
1235 | ||
1236 | /* check argument */ | |
1237 | BUG_ON(epod_state > EPOD_STATE_ON); | |
1238 | BUG_ON(epod_state == EPOD_STATE_RAMRET && !ram_retention); | |
1239 | ||
1240 | /* get lock */ | |
1241 | mutex_lock(&mb2_transfer.lock); | |
1242 | ||
1243 | /* wait for mailbox */ | |
c553b3ca | 1244 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(2)) |
3df57bcf MN |
1245 | cpu_relax(); |
1246 | ||
1247 | /* fill in mailbox */ | |
1248 | for (i = 0; i < NUM_EPOD_ID; i++) | |
1249 | writeb(EPOD_STATE_NO_CHANGE, (tcdm_base + PRCM_REQ_MB2 + i)); | |
1250 | writeb(epod_state, (tcdm_base + PRCM_REQ_MB2 + epod_id)); | |
1251 | ||
1252 | writeb(MB2H_DPS, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB2)); | |
1253 | ||
c553b3ca | 1254 | writel(MBOX_BIT(2), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1255 | |
1256 | /* | |
1257 | * The current firmware version does not handle errors correctly, | |
1258 | * and we cannot recover if there is an error. | |
1259 | * This is expected to change when the firmware is updated. | |
1260 | */ | |
1261 | if (!wait_for_completion_timeout(&mb2_transfer.work, | |
1262 | msecs_to_jiffies(20000))) { | |
1263 | pr_err("prcmu: %s timed out (20 s) waiting for a reply.\n", | |
1264 | __func__); | |
1265 | r = -EIO; | |
1266 | goto unlock_and_return; | |
1267 | } | |
1268 | ||
1269 | if (mb2_transfer.ack.status != HWACC_PWR_ST_OK) | |
1270 | r = -EIO; | |
1271 | ||
1272 | unlock_and_return: | |
1273 | mutex_unlock(&mb2_transfer.lock); | |
1274 | return r; | |
1275 | } | |
1276 | ||
1277 | /** | |
1278 | * prcmu_configure_auto_pm - Configure autonomous power management. | |
1279 | * @sleep: Configuration for ApSleep. | |
1280 | * @idle: Configuration for ApIdle. | |
1281 | */ | |
1282 | void prcmu_configure_auto_pm(struct prcmu_auto_pm_config *sleep, | |
1283 | struct prcmu_auto_pm_config *idle) | |
1284 | { | |
1285 | u32 sleep_cfg; | |
1286 | u32 idle_cfg; | |
1287 | unsigned long flags; | |
e3726fcf | 1288 | |
3df57bcf | 1289 | BUG_ON((sleep == NULL) || (idle == NULL)); |
650c2a21 | 1290 | |
3df57bcf MN |
1291 | sleep_cfg = (sleep->sva_auto_pm_enable & 0xF); |
1292 | sleep_cfg = ((sleep_cfg << 4) | (sleep->sia_auto_pm_enable & 0xF)); | |
1293 | sleep_cfg = ((sleep_cfg << 8) | (sleep->sva_power_on & 0xFF)); | |
1294 | sleep_cfg = ((sleep_cfg << 8) | (sleep->sia_power_on & 0xFF)); | |
1295 | sleep_cfg = ((sleep_cfg << 4) | (sleep->sva_policy & 0xF)); | |
1296 | sleep_cfg = ((sleep_cfg << 4) | (sleep->sia_policy & 0xF)); | |
e3726fcf | 1297 | |
3df57bcf MN |
1298 | idle_cfg = (idle->sva_auto_pm_enable & 0xF); |
1299 | idle_cfg = ((idle_cfg << 4) | (idle->sia_auto_pm_enable & 0xF)); | |
1300 | idle_cfg = ((idle_cfg << 8) | (idle->sva_power_on & 0xFF)); | |
1301 | idle_cfg = ((idle_cfg << 8) | (idle->sia_power_on & 0xFF)); | |
1302 | idle_cfg = ((idle_cfg << 4) | (idle->sva_policy & 0xF)); | |
1303 | idle_cfg = ((idle_cfg << 4) | (idle->sia_policy & 0xF)); | |
e3726fcf | 1304 | |
3df57bcf | 1305 | spin_lock_irqsave(&mb2_transfer.auto_pm_lock, flags); |
e0befb23 | 1306 | |
3df57bcf MN |
1307 | /* |
1308 | * The autonomous power management configuration is done through | |
1309 | * fields in mailbox 2, but these fields are only used as shared | |
1310 | * variables - i.e. there is no need to send a message. | |
1311 | */ | |
1312 | writel(sleep_cfg, (tcdm_base + PRCM_REQ_MB2_AUTO_PM_SLEEP)); | |
1313 | writel(idle_cfg, (tcdm_base + PRCM_REQ_MB2_AUTO_PM_IDLE)); | |
e0befb23 | 1314 | |
3df57bcf MN |
1315 | mb2_transfer.auto_pm_enabled = |
1316 | ((sleep->sva_auto_pm_enable == PRCMU_AUTO_PM_ON) || | |
1317 | (sleep->sia_auto_pm_enable == PRCMU_AUTO_PM_ON) || | |
1318 | (idle->sva_auto_pm_enable == PRCMU_AUTO_PM_ON) || | |
1319 | (idle->sia_auto_pm_enable == PRCMU_AUTO_PM_ON)); | |
e0befb23 | 1320 | |
3df57bcf MN |
1321 | spin_unlock_irqrestore(&mb2_transfer.auto_pm_lock, flags); |
1322 | } | |
1323 | EXPORT_SYMBOL(prcmu_configure_auto_pm); | |
e3726fcf | 1324 | |
3df57bcf MN |
1325 | bool prcmu_is_auto_pm_enabled(void) |
1326 | { | |
1327 | return mb2_transfer.auto_pm_enabled; | |
1328 | } | |
e0befb23 | 1329 | |
3df57bcf MN |
1330 | static int request_sysclk(bool enable) |
1331 | { | |
1332 | int r; | |
1333 | unsigned long flags; | |
e3726fcf | 1334 | |
3df57bcf | 1335 | r = 0; |
e3726fcf | 1336 | |
3df57bcf | 1337 | mutex_lock(&mb3_transfer.sysclk_lock); |
e0befb23 | 1338 | |
3df57bcf | 1339 | spin_lock_irqsave(&mb3_transfer.lock, flags); |
e0befb23 | 1340 | |
c553b3ca | 1341 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(3)) |
3df57bcf | 1342 | cpu_relax(); |
e0befb23 | 1343 | |
3df57bcf | 1344 | writeb((enable ? ON : OFF), (tcdm_base + PRCM_REQ_MB3_SYSCLK_MGT)); |
e3726fcf | 1345 | |
3df57bcf | 1346 | writeb(MB3H_SYSCLK, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB3)); |
c553b3ca | 1347 | writel(MBOX_BIT(3), PRCM_MBOX_CPU_SET); |
e3726fcf | 1348 | |
3df57bcf MN |
1349 | spin_unlock_irqrestore(&mb3_transfer.lock, flags); |
1350 | ||
1351 | /* | |
1352 | * The firmware only sends an ACK if we want to enable the | |
1353 | * SysClk, and it succeeds. | |
1354 | */ | |
1355 | if (enable && !wait_for_completion_timeout(&mb3_transfer.sysclk_work, | |
1356 | msecs_to_jiffies(20000))) { | |
1357 | pr_err("prcmu: %s timed out (20 s) waiting for a reply.\n", | |
1358 | __func__); | |
1359 | r = -EIO; | |
1360 | } | |
1361 | ||
1362 | mutex_unlock(&mb3_transfer.sysclk_lock); | |
1363 | ||
1364 | return r; | |
1365 | } | |
1366 | ||
1367 | static int request_timclk(bool enable) | |
1368 | { | |
1369 | u32 val = (PRCM_TCR_DOZE_MODE | PRCM_TCR_TENSEL_MASK); | |
1370 | ||
1371 | if (!enable) | |
1372 | val |= PRCM_TCR_STOP_TIMERS; | |
c553b3ca | 1373 | writel(val, PRCM_TCR); |
3df57bcf MN |
1374 | |
1375 | return 0; | |
1376 | } | |
1377 | ||
1378 | static int request_reg_clock(u8 clock, bool enable) | |
1379 | { | |
1380 | u32 val; | |
1381 | unsigned long flags; | |
1382 | ||
1383 | spin_lock_irqsave(&clk_mgt_lock, flags); | |
1384 | ||
1385 | /* Grab the HW semaphore. */ | |
c553b3ca | 1386 | while ((readl(PRCM_SEM) & PRCM_SEM_PRCM_SEM) != 0) |
3df57bcf MN |
1387 | cpu_relax(); |
1388 | ||
1389 | val = readl(_PRCMU_BASE + clk_mgt[clock].offset); | |
1390 | if (enable) { | |
1391 | val |= (PRCM_CLK_MGT_CLKEN | clk_mgt[clock].pllsw); | |
1392 | } else { | |
1393 | clk_mgt[clock].pllsw = (val & PRCM_CLK_MGT_CLKPLLSW_MASK); | |
1394 | val &= ~(PRCM_CLK_MGT_CLKEN | PRCM_CLK_MGT_CLKPLLSW_MASK); | |
1395 | } | |
1396 | writel(val, (_PRCMU_BASE + clk_mgt[clock].offset)); | |
1397 | ||
1398 | /* Release the HW semaphore. */ | |
c553b3ca | 1399 | writel(0, PRCM_SEM); |
3df57bcf MN |
1400 | |
1401 | spin_unlock_irqrestore(&clk_mgt_lock, flags); | |
1402 | ||
1403 | return 0; | |
1404 | } | |
1405 | ||
0837bb72 MN |
1406 | static int request_sga_clock(u8 clock, bool enable) |
1407 | { | |
1408 | u32 val; | |
1409 | int ret; | |
1410 | ||
1411 | if (enable) { | |
1412 | val = readl(PRCM_CGATING_BYPASS); | |
1413 | writel(val | PRCM_CGATING_BYPASS_ICN2, PRCM_CGATING_BYPASS); | |
1414 | } | |
1415 | ||
1416 | ret = request_reg_clock(clock, enable); | |
1417 | ||
1418 | if (!ret && !enable) { | |
1419 | val = readl(PRCM_CGATING_BYPASS); | |
1420 | writel(val & ~PRCM_CGATING_BYPASS_ICN2, PRCM_CGATING_BYPASS); | |
1421 | } | |
1422 | ||
1423 | return ret; | |
1424 | } | |
1425 | ||
3df57bcf | 1426 | /** |
73180f85 | 1427 | * db8500_prcmu_request_clock() - Request for a clock to be enabled or disabled. |
3df57bcf MN |
1428 | * @clock: The clock for which the request is made. |
1429 | * @enable: Whether the clock should be enabled (true) or disabled (false). | |
1430 | * | |
1431 | * This function should only be used by the clock implementation. | |
1432 | * Do not use it from any other place! | |
1433 | */ | |
73180f85 | 1434 | int db8500_prcmu_request_clock(u8 clock, bool enable) |
3df57bcf | 1435 | { |
0837bb72 MN |
1436 | if (clock == PRCMU_SGACLK) |
1437 | return request_sga_clock(clock, enable); | |
1438 | else if (clock < PRCMU_NUM_REG_CLOCKS) | |
3df57bcf MN |
1439 | return request_reg_clock(clock, enable); |
1440 | else if (clock == PRCMU_TIMCLK) | |
1441 | return request_timclk(enable); | |
1442 | else if (clock == PRCMU_SYSCLK) | |
1443 | return request_sysclk(enable); | |
0837bb72 MN |
1444 | else if (clock == PRCMU_PLLSOC1) |
1445 | return request_pll(clock, enable); | |
3df57bcf MN |
1446 | else |
1447 | return -EINVAL; | |
1448 | } | |
1449 | ||
73180f85 | 1450 | int db8500_prcmu_config_esram0_deep_sleep(u8 state) |
3df57bcf MN |
1451 | { |
1452 | if ((state > ESRAM0_DEEP_SLEEP_STATE_RET) || | |
1453 | (state < ESRAM0_DEEP_SLEEP_STATE_OFF)) | |
1454 | return -EINVAL; | |
1455 | ||
1456 | mutex_lock(&mb4_transfer.lock); | |
1457 | ||
c553b3ca | 1458 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(4)) |
3df57bcf MN |
1459 | cpu_relax(); |
1460 | ||
1461 | writeb(MB4H_MEM_ST, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB4)); | |
1462 | writeb(((DDR_PWR_STATE_OFFHIGHLAT << 4) | DDR_PWR_STATE_ON), | |
1463 | (tcdm_base + PRCM_REQ_MB4_DDR_ST_AP_SLEEP_IDLE)); | |
1464 | writeb(DDR_PWR_STATE_ON, | |
1465 | (tcdm_base + PRCM_REQ_MB4_DDR_ST_AP_DEEP_IDLE)); | |
1466 | writeb(state, (tcdm_base + PRCM_REQ_MB4_ESRAM0_ST)); | |
1467 | ||
c553b3ca | 1468 | writel(MBOX_BIT(4), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1469 | wait_for_completion(&mb4_transfer.work); |
1470 | ||
1471 | mutex_unlock(&mb4_transfer.lock); | |
1472 | ||
1473 | return 0; | |
1474 | } | |
1475 | ||
1476 | int prcmu_config_hotdog(u8 threshold) | |
1477 | { | |
1478 | mutex_lock(&mb4_transfer.lock); | |
1479 | ||
c553b3ca | 1480 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(4)) |
3df57bcf MN |
1481 | cpu_relax(); |
1482 | ||
1483 | writeb(threshold, (tcdm_base + PRCM_REQ_MB4_HOTDOG_THRESHOLD)); | |
1484 | writeb(MB4H_HOTDOG, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB4)); | |
1485 | ||
c553b3ca | 1486 | writel(MBOX_BIT(4), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1487 | wait_for_completion(&mb4_transfer.work); |
1488 | ||
1489 | mutex_unlock(&mb4_transfer.lock); | |
1490 | ||
1491 | return 0; | |
1492 | } | |
1493 | ||
1494 | int prcmu_config_hotmon(u8 low, u8 high) | |
1495 | { | |
1496 | mutex_lock(&mb4_transfer.lock); | |
1497 | ||
c553b3ca | 1498 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(4)) |
3df57bcf MN |
1499 | cpu_relax(); |
1500 | ||
1501 | writeb(low, (tcdm_base + PRCM_REQ_MB4_HOTMON_LOW)); | |
1502 | writeb(high, (tcdm_base + PRCM_REQ_MB4_HOTMON_HIGH)); | |
1503 | writeb((HOTMON_CONFIG_LOW | HOTMON_CONFIG_HIGH), | |
1504 | (tcdm_base + PRCM_REQ_MB4_HOTMON_CONFIG)); | |
1505 | writeb(MB4H_HOTMON, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB4)); | |
1506 | ||
c553b3ca | 1507 | writel(MBOX_BIT(4), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1508 | wait_for_completion(&mb4_transfer.work); |
1509 | ||
1510 | mutex_unlock(&mb4_transfer.lock); | |
1511 | ||
1512 | return 0; | |
1513 | } | |
1514 | ||
1515 | static int config_hot_period(u16 val) | |
1516 | { | |
1517 | mutex_lock(&mb4_transfer.lock); | |
1518 | ||
c553b3ca | 1519 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(4)) |
3df57bcf MN |
1520 | cpu_relax(); |
1521 | ||
1522 | writew(val, (tcdm_base + PRCM_REQ_MB4_HOT_PERIOD)); | |
1523 | writeb(MB4H_HOT_PERIOD, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB4)); | |
1524 | ||
c553b3ca | 1525 | writel(MBOX_BIT(4), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1526 | wait_for_completion(&mb4_transfer.work); |
1527 | ||
1528 | mutex_unlock(&mb4_transfer.lock); | |
1529 | ||
1530 | return 0; | |
1531 | } | |
1532 | ||
1533 | int prcmu_start_temp_sense(u16 cycles32k) | |
1534 | { | |
1535 | if (cycles32k == 0xFFFF) | |
1536 | return -EINVAL; | |
1537 | ||
1538 | return config_hot_period(cycles32k); | |
1539 | } | |
1540 | ||
1541 | int prcmu_stop_temp_sense(void) | |
1542 | { | |
1543 | return config_hot_period(0xFFFF); | |
1544 | } | |
1545 | ||
1546 | /** | |
1547 | * prcmu_set_clock_divider() - Configure the clock divider. | |
1548 | * @clock: The clock for which the request is made. | |
1549 | * @divider: The clock divider. (< 32) | |
1550 | * | |
1551 | * This function should only be used by the clock implementation. | |
1552 | * Do not use it from any other place! | |
1553 | */ | |
1554 | int prcmu_set_clock_divider(u8 clock, u8 divider) | |
1555 | { | |
1556 | u32 val; | |
1557 | unsigned long flags; | |
1558 | ||
1559 | if ((clock >= PRCMU_NUM_REG_CLOCKS) || (divider < 1) || (31 < divider)) | |
1560 | return -EINVAL; | |
1561 | ||
1562 | spin_lock_irqsave(&clk_mgt_lock, flags); | |
1563 | ||
1564 | /* Grab the HW semaphore. */ | |
c553b3ca | 1565 | while ((readl(PRCM_SEM) & PRCM_SEM_PRCM_SEM) != 0) |
3df57bcf MN |
1566 | cpu_relax(); |
1567 | ||
1568 | val = readl(_PRCMU_BASE + clk_mgt[clock].offset); | |
1569 | val &= ~(PRCM_CLK_MGT_CLKPLLDIV_MASK); | |
1570 | val |= (u32)divider; | |
1571 | writel(val, (_PRCMU_BASE + clk_mgt[clock].offset)); | |
1572 | ||
1573 | /* Release the HW semaphore. */ | |
c553b3ca | 1574 | writel(0, PRCM_SEM); |
3df57bcf MN |
1575 | |
1576 | spin_unlock_irqrestore(&clk_mgt_lock, flags); | |
1577 | ||
1578 | return 0; | |
1579 | } | |
e3726fcf LW |
1580 | |
1581 | /** | |
1582 | * prcmu_abb_read() - Read register value(s) from the ABB. | |
1583 | * @slave: The I2C slave address. | |
1584 | * @reg: The (start) register address. | |
1585 | * @value: The read out value(s). | |
1586 | * @size: The number of registers to read. | |
1587 | * | |
1588 | * Reads register value(s) from the ABB. | |
1589 | * @size has to be 1 for the current firmware version. | |
1590 | */ | |
1591 | int prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size) | |
1592 | { | |
1593 | int r; | |
1594 | ||
1595 | if (size != 1) | |
1596 | return -EINVAL; | |
1597 | ||
3df57bcf | 1598 | mutex_lock(&mb5_transfer.lock); |
e3726fcf | 1599 | |
c553b3ca | 1600 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(5)) |
e3726fcf LW |
1601 | cpu_relax(); |
1602 | ||
3df57bcf MN |
1603 | writeb(PRCMU_I2C_READ(slave), (tcdm_base + PRCM_REQ_MB5_I2C_SLAVE_OP)); |
1604 | writeb(PRCMU_I2C_STOP_EN, (tcdm_base + PRCM_REQ_MB5_I2C_HW_BITS)); | |
1605 | writeb(reg, (tcdm_base + PRCM_REQ_MB5_I2C_REG)); | |
1606 | writeb(0, (tcdm_base + PRCM_REQ_MB5_I2C_VAL)); | |
1607 | ||
c553b3ca | 1608 | writel(MBOX_BIT(5), PRCM_MBOX_CPU_SET); |
e3726fcf | 1609 | |
e3726fcf | 1610 | if (!wait_for_completion_timeout(&mb5_transfer.work, |
3df57bcf MN |
1611 | msecs_to_jiffies(20000))) { |
1612 | pr_err("prcmu: %s timed out (20 s) waiting for a reply.\n", | |
1613 | __func__); | |
e3726fcf | 1614 | r = -EIO; |
3df57bcf MN |
1615 | } else { |
1616 | r = ((mb5_transfer.ack.status == I2C_RD_OK) ? 0 : -EIO); | |
e3726fcf | 1617 | } |
3df57bcf | 1618 | |
e3726fcf LW |
1619 | if (!r) |
1620 | *value = mb5_transfer.ack.value; | |
1621 | ||
e3726fcf | 1622 | mutex_unlock(&mb5_transfer.lock); |
3df57bcf | 1623 | |
e3726fcf LW |
1624 | return r; |
1625 | } | |
e3726fcf LW |
1626 | |
1627 | /** | |
1628 | * prcmu_abb_write() - Write register value(s) to the ABB. | |
1629 | * @slave: The I2C slave address. | |
1630 | * @reg: The (start) register address. | |
1631 | * @value: The value(s) to write. | |
1632 | * @size: The number of registers to write. | |
1633 | * | |
1634 | * Reads register value(s) from the ABB. | |
1635 | * @size has to be 1 for the current firmware version. | |
1636 | */ | |
1637 | int prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size) | |
1638 | { | |
1639 | int r; | |
1640 | ||
1641 | if (size != 1) | |
1642 | return -EINVAL; | |
1643 | ||
3df57bcf | 1644 | mutex_lock(&mb5_transfer.lock); |
e3726fcf | 1645 | |
c553b3ca | 1646 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(5)) |
e3726fcf LW |
1647 | cpu_relax(); |
1648 | ||
3df57bcf MN |
1649 | writeb(PRCMU_I2C_WRITE(slave), (tcdm_base + PRCM_REQ_MB5_I2C_SLAVE_OP)); |
1650 | writeb(PRCMU_I2C_STOP_EN, (tcdm_base + PRCM_REQ_MB5_I2C_HW_BITS)); | |
1651 | writeb(reg, (tcdm_base + PRCM_REQ_MB5_I2C_REG)); | |
1652 | writeb(*value, (tcdm_base + PRCM_REQ_MB5_I2C_VAL)); | |
1653 | ||
c553b3ca | 1654 | writel(MBOX_BIT(5), PRCM_MBOX_CPU_SET); |
e3726fcf | 1655 | |
e3726fcf | 1656 | if (!wait_for_completion_timeout(&mb5_transfer.work, |
3df57bcf MN |
1657 | msecs_to_jiffies(20000))) { |
1658 | pr_err("prcmu: %s timed out (20 s) waiting for a reply.\n", | |
1659 | __func__); | |
e3726fcf | 1660 | r = -EIO; |
3df57bcf MN |
1661 | } else { |
1662 | r = ((mb5_transfer.ack.status == I2C_WR_OK) ? 0 : -EIO); | |
e3726fcf | 1663 | } |
e3726fcf | 1664 | |
e3726fcf | 1665 | mutex_unlock(&mb5_transfer.lock); |
3df57bcf | 1666 | |
e3726fcf LW |
1667 | return r; |
1668 | } | |
e3726fcf | 1669 | |
3df57bcf MN |
1670 | /** |
1671 | * prcmu_ac_wake_req - should be called whenever ARM wants to wakeup Modem | |
1672 | */ | |
1673 | void prcmu_ac_wake_req(void) | |
e0befb23 | 1674 | { |
3df57bcf | 1675 | u32 val; |
e0befb23 | 1676 | |
3df57bcf | 1677 | mutex_lock(&mb0_transfer.ac_wake_lock); |
e0befb23 | 1678 | |
c553b3ca | 1679 | val = readl(PRCM_HOSTACCESS_REQ); |
3df57bcf MN |
1680 | if (val & PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ) |
1681 | goto unlock_and_return; | |
e0befb23 | 1682 | |
3df57bcf | 1683 | atomic_set(&ac_wake_req_state, 1); |
e0befb23 | 1684 | |
c553b3ca | 1685 | writel((val | PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ), PRCM_HOSTACCESS_REQ); |
e0befb23 | 1686 | |
3df57bcf MN |
1687 | if (!wait_for_completion_timeout(&mb0_transfer.ac_wake_work, |
1688 | msecs_to_jiffies(20000))) { | |
1689 | pr_err("prcmu: %s timed out (20 s) waiting for a reply.\n", | |
1690 | __func__); | |
1691 | } | |
e0befb23 | 1692 | |
3df57bcf MN |
1693 | unlock_and_return: |
1694 | mutex_unlock(&mb0_transfer.ac_wake_lock); | |
e0befb23 MP |
1695 | } |
1696 | ||
1697 | /** | |
3df57bcf | 1698 | * prcmu_ac_sleep_req - called when ARM no longer needs to talk to modem |
e0befb23 | 1699 | */ |
3df57bcf | 1700 | void prcmu_ac_sleep_req() |
e0befb23 | 1701 | { |
3df57bcf MN |
1702 | u32 val; |
1703 | ||
1704 | mutex_lock(&mb0_transfer.ac_wake_lock); | |
1705 | ||
c553b3ca | 1706 | val = readl(PRCM_HOSTACCESS_REQ); |
3df57bcf MN |
1707 | if (!(val & PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ)) |
1708 | goto unlock_and_return; | |
1709 | ||
1710 | writel((val & ~PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ), | |
c553b3ca | 1711 | PRCM_HOSTACCESS_REQ); |
3df57bcf MN |
1712 | |
1713 | if (!wait_for_completion_timeout(&mb0_transfer.ac_wake_work, | |
1714 | msecs_to_jiffies(20000))) { | |
1715 | pr_err("prcmu: %s timed out (20 s) waiting for a reply.\n", | |
1716 | __func__); | |
1717 | } | |
1718 | ||
1719 | atomic_set(&ac_wake_req_state, 0); | |
1720 | ||
1721 | unlock_and_return: | |
1722 | mutex_unlock(&mb0_transfer.ac_wake_lock); | |
e0befb23 | 1723 | } |
e0befb23 | 1724 | |
73180f85 | 1725 | bool db8500_prcmu_is_ac_wake_requested(void) |
e0befb23 | 1726 | { |
3df57bcf | 1727 | return (atomic_read(&ac_wake_req_state) != 0); |
e0befb23 | 1728 | } |
e0befb23 MP |
1729 | |
1730 | /** | |
73180f85 | 1731 | * db8500_prcmu_system_reset - System reset |
e0befb23 | 1732 | * |
73180f85 | 1733 | * Saves the reset reason code and then sets the APE_SOFTRST register which |
3df57bcf | 1734 | * fires interrupt to fw |
e0befb23 | 1735 | */ |
73180f85 | 1736 | void db8500_prcmu_system_reset(u16 reset_code) |
e0befb23 | 1737 | { |
3df57bcf | 1738 | writew(reset_code, (tcdm_base + PRCM_SW_RST_REASON)); |
c553b3ca | 1739 | writel(1, PRCM_APE_SOFTRST); |
e0befb23 | 1740 | } |
e0befb23 MP |
1741 | |
1742 | /** | |
3df57bcf | 1743 | * prcmu_reset_modem - ask the PRCMU to reset modem |
e0befb23 | 1744 | */ |
3df57bcf | 1745 | void prcmu_modem_reset(void) |
e0befb23 | 1746 | { |
3df57bcf MN |
1747 | mutex_lock(&mb1_transfer.lock); |
1748 | ||
c553b3ca | 1749 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(1)) |
3df57bcf MN |
1750 | cpu_relax(); |
1751 | ||
1752 | writeb(MB1H_RESET_MODEM, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB1)); | |
c553b3ca | 1753 | writel(MBOX_BIT(1), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1754 | wait_for_completion(&mb1_transfer.work); |
1755 | ||
1756 | /* | |
1757 | * No need to check return from PRCMU as modem should go in reset state | |
1758 | * This state is already managed by upper layer | |
1759 | */ | |
1760 | ||
1761 | mutex_unlock(&mb1_transfer.lock); | |
e0befb23 | 1762 | } |
e0befb23 | 1763 | |
3df57bcf | 1764 | static void ack_dbb_wakeup(void) |
e0befb23 | 1765 | { |
3df57bcf MN |
1766 | unsigned long flags; |
1767 | ||
1768 | spin_lock_irqsave(&mb0_transfer.lock, flags); | |
1769 | ||
c553b3ca | 1770 | while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(0)) |
3df57bcf MN |
1771 | cpu_relax(); |
1772 | ||
1773 | writeb(MB0H_READ_WAKEUP_ACK, (tcdm_base + PRCM_MBOX_HEADER_REQ_MB0)); | |
c553b3ca | 1774 | writel(MBOX_BIT(0), PRCM_MBOX_CPU_SET); |
3df57bcf MN |
1775 | |
1776 | spin_unlock_irqrestore(&mb0_transfer.lock, flags); | |
e0befb23 | 1777 | } |
e0befb23 | 1778 | |
3df57bcf | 1779 | static inline void print_unknown_header_warning(u8 n, u8 header) |
e0befb23 | 1780 | { |
3df57bcf MN |
1781 | pr_warning("prcmu: Unknown message header (%d) in mailbox %d.\n", |
1782 | header, n); | |
e0befb23 MP |
1783 | } |
1784 | ||
3df57bcf | 1785 | static bool read_mailbox_0(void) |
e3726fcf | 1786 | { |
3df57bcf MN |
1787 | bool r; |
1788 | u32 ev; | |
1789 | unsigned int n; | |
1790 | u8 header; | |
1791 | ||
1792 | header = readb(tcdm_base + PRCM_MBOX_HEADER_ACK_MB0); | |
1793 | switch (header) { | |
1794 | case MB0H_WAKEUP_EXE: | |
1795 | case MB0H_WAKEUP_SLEEP: | |
1796 | if (readb(tcdm_base + PRCM_ACK_MB0_READ_POINTER) & 1) | |
1797 | ev = readl(tcdm_base + PRCM_ACK_MB0_WAKEUP_1_8500); | |
1798 | else | |
1799 | ev = readl(tcdm_base + PRCM_ACK_MB0_WAKEUP_0_8500); | |
1800 | ||
1801 | if (ev & (WAKEUP_BIT_AC_WAKE_ACK | WAKEUP_BIT_AC_SLEEP_ACK)) | |
1802 | complete(&mb0_transfer.ac_wake_work); | |
1803 | if (ev & WAKEUP_BIT_SYSCLK_OK) | |
1804 | complete(&mb3_transfer.sysclk_work); | |
1805 | ||
1806 | ev &= mb0_transfer.req.dbb_irqs; | |
1807 | ||
1808 | for (n = 0; n < NUM_PRCMU_WAKEUPS; n++) { | |
1809 | if (ev & prcmu_irq_bit[n]) | |
1810 | generic_handle_irq(IRQ_PRCMU_BASE + n); | |
1811 | } | |
1812 | r = true; | |
1813 | break; | |
1814 | default: | |
1815 | print_unknown_header_warning(0, header); | |
1816 | r = false; | |
1817 | break; | |
1818 | } | |
c553b3ca | 1819 | writel(MBOX_BIT(0), PRCM_ARM_IT1_CLR); |
3df57bcf | 1820 | return r; |
e3726fcf LW |
1821 | } |
1822 | ||
3df57bcf | 1823 | static bool read_mailbox_1(void) |
e3726fcf | 1824 | { |
3df57bcf MN |
1825 | mb1_transfer.ack.header = readb(tcdm_base + PRCM_MBOX_HEADER_REQ_MB1); |
1826 | mb1_transfer.ack.arm_opp = readb(tcdm_base + | |
1827 | PRCM_ACK_MB1_CURRENT_ARM_OPP); | |
1828 | mb1_transfer.ack.ape_opp = readb(tcdm_base + | |
1829 | PRCM_ACK_MB1_CURRENT_APE_OPP); | |
1830 | mb1_transfer.ack.ape_voltage_status = readb(tcdm_base + | |
1831 | PRCM_ACK_MB1_APE_VOLTAGE_STATUS); | |
c553b3ca | 1832 | writel(MBOX_BIT(1), PRCM_ARM_IT1_CLR); |
e0befb23 | 1833 | complete(&mb1_transfer.work); |
3df57bcf | 1834 | return false; |
e3726fcf LW |
1835 | } |
1836 | ||
3df57bcf | 1837 | static bool read_mailbox_2(void) |
e3726fcf | 1838 | { |
3df57bcf | 1839 | mb2_transfer.ack.status = readb(tcdm_base + PRCM_ACK_MB2_DPS_STATUS); |
c553b3ca | 1840 | writel(MBOX_BIT(2), PRCM_ARM_IT1_CLR); |
3df57bcf MN |
1841 | complete(&mb2_transfer.work); |
1842 | return false; | |
e3726fcf LW |
1843 | } |
1844 | ||
3df57bcf | 1845 | static bool read_mailbox_3(void) |
e3726fcf | 1846 | { |
c553b3ca | 1847 | writel(MBOX_BIT(3), PRCM_ARM_IT1_CLR); |
3df57bcf | 1848 | return false; |
e3726fcf LW |
1849 | } |
1850 | ||
3df57bcf | 1851 | static bool read_mailbox_4(void) |
e3726fcf | 1852 | { |
3df57bcf MN |
1853 | u8 header; |
1854 | bool do_complete = true; | |
1855 | ||
1856 | header = readb(tcdm_base + PRCM_MBOX_HEADER_REQ_MB4); | |
1857 | switch (header) { | |
1858 | case MB4H_MEM_ST: | |
1859 | case MB4H_HOTDOG: | |
1860 | case MB4H_HOTMON: | |
1861 | case MB4H_HOT_PERIOD: | |
a592c2e2 MN |
1862 | case MB4H_A9WDOG_CONF: |
1863 | case MB4H_A9WDOG_EN: | |
1864 | case MB4H_A9WDOG_DIS: | |
1865 | case MB4H_A9WDOG_LOAD: | |
1866 | case MB4H_A9WDOG_KICK: | |
3df57bcf MN |
1867 | break; |
1868 | default: | |
1869 | print_unknown_header_warning(4, header); | |
1870 | do_complete = false; | |
1871 | break; | |
1872 | } | |
1873 | ||
c553b3ca | 1874 | writel(MBOX_BIT(4), PRCM_ARM_IT1_CLR); |
3df57bcf MN |
1875 | |
1876 | if (do_complete) | |
1877 | complete(&mb4_transfer.work); | |
1878 | ||
1879 | return false; | |
e3726fcf LW |
1880 | } |
1881 | ||
3df57bcf | 1882 | static bool read_mailbox_5(void) |
e3726fcf | 1883 | { |
3df57bcf MN |
1884 | mb5_transfer.ack.status = readb(tcdm_base + PRCM_ACK_MB5_I2C_STATUS); |
1885 | mb5_transfer.ack.value = readb(tcdm_base + PRCM_ACK_MB5_I2C_VAL); | |
c553b3ca | 1886 | writel(MBOX_BIT(5), PRCM_ARM_IT1_CLR); |
e3726fcf | 1887 | complete(&mb5_transfer.work); |
3df57bcf | 1888 | return false; |
e3726fcf LW |
1889 | } |
1890 | ||
3df57bcf | 1891 | static bool read_mailbox_6(void) |
e3726fcf | 1892 | { |
c553b3ca | 1893 | writel(MBOX_BIT(6), PRCM_ARM_IT1_CLR); |
3df57bcf | 1894 | return false; |
e3726fcf LW |
1895 | } |
1896 | ||
3df57bcf | 1897 | static bool read_mailbox_7(void) |
e3726fcf | 1898 | { |
c553b3ca | 1899 | writel(MBOX_BIT(7), PRCM_ARM_IT1_CLR); |
3df57bcf | 1900 | return false; |
e3726fcf LW |
1901 | } |
1902 | ||
3df57bcf | 1903 | static bool (* const read_mailbox[NUM_MB])(void) = { |
e3726fcf LW |
1904 | read_mailbox_0, |
1905 | read_mailbox_1, | |
1906 | read_mailbox_2, | |
1907 | read_mailbox_3, | |
1908 | read_mailbox_4, | |
1909 | read_mailbox_5, | |
1910 | read_mailbox_6, | |
1911 | read_mailbox_7 | |
1912 | }; | |
1913 | ||
1914 | static irqreturn_t prcmu_irq_handler(int irq, void *data) | |
1915 | { | |
1916 | u32 bits; | |
1917 | u8 n; | |
3df57bcf | 1918 | irqreturn_t r; |
e3726fcf | 1919 | |
c553b3ca | 1920 | bits = (readl(PRCM_ARM_IT1_VAL) & ALL_MBOX_BITS); |
e3726fcf LW |
1921 | if (unlikely(!bits)) |
1922 | return IRQ_NONE; | |
1923 | ||
3df57bcf | 1924 | r = IRQ_HANDLED; |
e3726fcf LW |
1925 | for (n = 0; bits; n++) { |
1926 | if (bits & MBOX_BIT(n)) { | |
1927 | bits -= MBOX_BIT(n); | |
3df57bcf MN |
1928 | if (read_mailbox[n]()) |
1929 | r = IRQ_WAKE_THREAD; | |
e3726fcf LW |
1930 | } |
1931 | } | |
3df57bcf MN |
1932 | return r; |
1933 | } | |
1934 | ||
1935 | static irqreturn_t prcmu_irq_thread_fn(int irq, void *data) | |
1936 | { | |
1937 | ack_dbb_wakeup(); | |
e3726fcf LW |
1938 | return IRQ_HANDLED; |
1939 | } | |
1940 | ||
3df57bcf MN |
1941 | static void prcmu_mask_work(struct work_struct *work) |
1942 | { | |
1943 | unsigned long flags; | |
1944 | ||
1945 | spin_lock_irqsave(&mb0_transfer.lock, flags); | |
1946 | ||
1947 | config_wakeups(); | |
1948 | ||
1949 | spin_unlock_irqrestore(&mb0_transfer.lock, flags); | |
1950 | } | |
1951 | ||
1952 | static void prcmu_irq_mask(struct irq_data *d) | |
1953 | { | |
1954 | unsigned long flags; | |
1955 | ||
1956 | spin_lock_irqsave(&mb0_transfer.dbb_irqs_lock, flags); | |
1957 | ||
1958 | mb0_transfer.req.dbb_irqs &= ~prcmu_irq_bit[d->irq - IRQ_PRCMU_BASE]; | |
1959 | ||
1960 | spin_unlock_irqrestore(&mb0_transfer.dbb_irqs_lock, flags); | |
1961 | ||
1962 | if (d->irq != IRQ_PRCMU_CA_SLEEP) | |
1963 | schedule_work(&mb0_transfer.mask_work); | |
1964 | } | |
1965 | ||
1966 | static void prcmu_irq_unmask(struct irq_data *d) | |
1967 | { | |
1968 | unsigned long flags; | |
1969 | ||
1970 | spin_lock_irqsave(&mb0_transfer.dbb_irqs_lock, flags); | |
1971 | ||
1972 | mb0_transfer.req.dbb_irqs |= prcmu_irq_bit[d->irq - IRQ_PRCMU_BASE]; | |
1973 | ||
1974 | spin_unlock_irqrestore(&mb0_transfer.dbb_irqs_lock, flags); | |
1975 | ||
1976 | if (d->irq != IRQ_PRCMU_CA_SLEEP) | |
1977 | schedule_work(&mb0_transfer.mask_work); | |
1978 | } | |
1979 | ||
1980 | static void noop(struct irq_data *d) | |
1981 | { | |
1982 | } | |
1983 | ||
1984 | static struct irq_chip prcmu_irq_chip = { | |
1985 | .name = "prcmu", | |
1986 | .irq_disable = prcmu_irq_mask, | |
1987 | .irq_ack = noop, | |
1988 | .irq_mask = prcmu_irq_mask, | |
1989 | .irq_unmask = prcmu_irq_unmask, | |
1990 | }; | |
1991 | ||
73180f85 | 1992 | void __init db8500_prcmu_early_init(void) |
fcbd458e | 1993 | { |
3df57bcf MN |
1994 | unsigned int i; |
1995 | ||
1996 | if (cpu_is_u8500v1()) { | |
fcbd458e MW |
1997 | tcdm_base = __io_address(U8500_PRCMU_TCDM_BASE_V1); |
1998 | } else if (cpu_is_u8500v2()) { | |
3df57bcf MN |
1999 | void *tcpm_base = ioremap_nocache(U8500_PRCMU_TCPM_BASE, SZ_4K); |
2000 | ||
2001 | if (tcpm_base != NULL) { | |
2002 | int version; | |
2003 | version = readl(tcpm_base + PRCMU_FW_VERSION_OFFSET); | |
2004 | prcmu_version.project_number = version & 0xFF; | |
2005 | prcmu_version.api_version = (version >> 8) & 0xFF; | |
2006 | prcmu_version.func_version = (version >> 16) & 0xFF; | |
2007 | prcmu_version.errata = (version >> 24) & 0xFF; | |
2008 | pr_info("PRCMU firmware version %d.%d.%d\n", | |
2009 | (version >> 8) & 0xFF, (version >> 16) & 0xFF, | |
2010 | (version >> 24) & 0xFF); | |
2011 | iounmap(tcpm_base); | |
2012 | } | |
2013 | ||
fcbd458e MW |
2014 | tcdm_base = __io_address(U8500_PRCMU_TCDM_BASE); |
2015 | } else { | |
2016 | pr_err("prcmu: Unsupported chip version\n"); | |
2017 | BUG(); | |
2018 | } | |
e0befb23 | 2019 | |
3df57bcf MN |
2020 | spin_lock_init(&mb0_transfer.lock); |
2021 | spin_lock_init(&mb0_transfer.dbb_irqs_lock); | |
2022 | mutex_init(&mb0_transfer.ac_wake_lock); | |
2023 | init_completion(&mb0_transfer.ac_wake_work); | |
e0befb23 MP |
2024 | mutex_init(&mb1_transfer.lock); |
2025 | init_completion(&mb1_transfer.work); | |
3df57bcf MN |
2026 | mutex_init(&mb2_transfer.lock); |
2027 | init_completion(&mb2_transfer.work); | |
2028 | spin_lock_init(&mb2_transfer.auto_pm_lock); | |
2029 | spin_lock_init(&mb3_transfer.lock); | |
2030 | mutex_init(&mb3_transfer.sysclk_lock); | |
2031 | init_completion(&mb3_transfer.sysclk_work); | |
2032 | mutex_init(&mb4_transfer.lock); | |
2033 | init_completion(&mb4_transfer.work); | |
e3726fcf LW |
2034 | mutex_init(&mb5_transfer.lock); |
2035 | init_completion(&mb5_transfer.work); | |
2036 | ||
3df57bcf MN |
2037 | INIT_WORK(&mb0_transfer.mask_work, prcmu_mask_work); |
2038 | ||
2039 | /* Initalize irqs. */ | |
2040 | for (i = 0; i < NUM_PRCMU_WAKEUPS; i++) { | |
2041 | unsigned int irq; | |
2042 | ||
2043 | irq = IRQ_PRCMU_BASE + i; | |
2044 | irq_set_chip_and_handler(irq, &prcmu_irq_chip, | |
2045 | handle_simple_irq); | |
2046 | set_irq_flags(irq, IRQF_VALID); | |
2047 | } | |
2048 | } | |
2049 | ||
d65e12d7 MN |
2050 | static void __init init_prcm_registers(void) |
2051 | { | |
2052 | u32 val; | |
2053 | ||
2054 | val = readl(PRCM_A9PL_FORCE_CLKEN); | |
2055 | val &= ~(PRCM_A9PL_FORCE_CLKEN_PRCM_A9PL_FORCE_CLKEN | | |
2056 | PRCM_A9PL_FORCE_CLKEN_PRCM_A9AXI_FORCE_CLKEN); | |
2057 | writel(val, (PRCM_A9PL_FORCE_CLKEN)); | |
2058 | } | |
2059 | ||
1032fbfd BJ |
2060 | /* |
2061 | * Power domain switches (ePODs) modeled as regulators for the DB8500 SoC | |
2062 | */ | |
2063 | static struct regulator_consumer_supply db8500_vape_consumers[] = { | |
2064 | REGULATOR_SUPPLY("v-ape", NULL), | |
2065 | REGULATOR_SUPPLY("v-i2c", "nmk-i2c.0"), | |
2066 | REGULATOR_SUPPLY("v-i2c", "nmk-i2c.1"), | |
2067 | REGULATOR_SUPPLY("v-i2c", "nmk-i2c.2"), | |
2068 | REGULATOR_SUPPLY("v-i2c", "nmk-i2c.3"), | |
2069 | /* "v-mmc" changed to "vcore" in the mainline kernel */ | |
2070 | REGULATOR_SUPPLY("vcore", "sdi0"), | |
2071 | REGULATOR_SUPPLY("vcore", "sdi1"), | |
2072 | REGULATOR_SUPPLY("vcore", "sdi2"), | |
2073 | REGULATOR_SUPPLY("vcore", "sdi3"), | |
2074 | REGULATOR_SUPPLY("vcore", "sdi4"), | |
2075 | REGULATOR_SUPPLY("v-dma", "dma40.0"), | |
2076 | REGULATOR_SUPPLY("v-ape", "ab8500-usb.0"), | |
2077 | /* "v-uart" changed to "vcore" in the mainline kernel */ | |
2078 | REGULATOR_SUPPLY("vcore", "uart0"), | |
2079 | REGULATOR_SUPPLY("vcore", "uart1"), | |
2080 | REGULATOR_SUPPLY("vcore", "uart2"), | |
2081 | REGULATOR_SUPPLY("v-ape", "nmk-ske-keypad.0"), | |
2082 | }; | |
2083 | ||
2084 | static struct regulator_consumer_supply db8500_vsmps2_consumers[] = { | |
2085 | /* CG2900 and CW1200 power to off-chip peripherals */ | |
2086 | REGULATOR_SUPPLY("gbf_1v8", "cg2900-uart.0"), | |
2087 | REGULATOR_SUPPLY("wlan_1v8", "cw1200.0"), | |
2088 | REGULATOR_SUPPLY("musb_1v8", "ab8500-usb.0"), | |
2089 | /* AV8100 regulator */ | |
2090 | REGULATOR_SUPPLY("hdmi_1v8", "0-0070"), | |
2091 | }; | |
2092 | ||
2093 | static struct regulator_consumer_supply db8500_b2r2_mcde_consumers[] = { | |
2094 | REGULATOR_SUPPLY("vsupply", "b2r2.0"), | |
2095 | REGULATOR_SUPPLY("vsupply", "mcde.0"), | |
2096 | }; | |
2097 | ||
2098 | static struct regulator_init_data db8500_regulators[DB8500_NUM_REGULATORS] = { | |
2099 | [DB8500_REGULATOR_VAPE] = { | |
2100 | .constraints = { | |
2101 | .name = "db8500-vape", | |
2102 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2103 | }, | |
2104 | .consumer_supplies = db8500_vape_consumers, | |
2105 | .num_consumer_supplies = ARRAY_SIZE(db8500_vape_consumers), | |
2106 | }, | |
2107 | [DB8500_REGULATOR_VARM] = { | |
2108 | .constraints = { | |
2109 | .name = "db8500-varm", | |
2110 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2111 | }, | |
2112 | }, | |
2113 | [DB8500_REGULATOR_VMODEM] = { | |
2114 | .constraints = { | |
2115 | .name = "db8500-vmodem", | |
2116 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2117 | }, | |
2118 | }, | |
2119 | [DB8500_REGULATOR_VPLL] = { | |
2120 | .constraints = { | |
2121 | .name = "db8500-vpll", | |
2122 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2123 | }, | |
2124 | }, | |
2125 | [DB8500_REGULATOR_VSMPS1] = { | |
2126 | .constraints = { | |
2127 | .name = "db8500-vsmps1", | |
2128 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2129 | }, | |
2130 | }, | |
2131 | [DB8500_REGULATOR_VSMPS2] = { | |
2132 | .constraints = { | |
2133 | .name = "db8500-vsmps2", | |
2134 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2135 | }, | |
2136 | .consumer_supplies = db8500_vsmps2_consumers, | |
2137 | .num_consumer_supplies = ARRAY_SIZE(db8500_vsmps2_consumers), | |
2138 | }, | |
2139 | [DB8500_REGULATOR_VSMPS3] = { | |
2140 | .constraints = { | |
2141 | .name = "db8500-vsmps3", | |
2142 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2143 | }, | |
2144 | }, | |
2145 | [DB8500_REGULATOR_VRF1] = { | |
2146 | .constraints = { | |
2147 | .name = "db8500-vrf1", | |
2148 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2149 | }, | |
2150 | }, | |
2151 | [DB8500_REGULATOR_SWITCH_SVAMMDSP] = { | |
2152 | .supply_regulator = "db8500-vape", | |
2153 | .constraints = { | |
2154 | .name = "db8500-sva-mmdsp", | |
2155 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2156 | }, | |
2157 | }, | |
2158 | [DB8500_REGULATOR_SWITCH_SVAMMDSPRET] = { | |
2159 | .constraints = { | |
2160 | /* "ret" means "retention" */ | |
2161 | .name = "db8500-sva-mmdsp-ret", | |
2162 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2163 | }, | |
2164 | }, | |
2165 | [DB8500_REGULATOR_SWITCH_SVAPIPE] = { | |
2166 | .supply_regulator = "db8500-vape", | |
2167 | .constraints = { | |
2168 | .name = "db8500-sva-pipe", | |
2169 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2170 | }, | |
2171 | }, | |
2172 | [DB8500_REGULATOR_SWITCH_SIAMMDSP] = { | |
2173 | .supply_regulator = "db8500-vape", | |
2174 | .constraints = { | |
2175 | .name = "db8500-sia-mmdsp", | |
2176 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2177 | }, | |
2178 | }, | |
2179 | [DB8500_REGULATOR_SWITCH_SIAMMDSPRET] = { | |
2180 | .constraints = { | |
2181 | .name = "db8500-sia-mmdsp-ret", | |
2182 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2183 | }, | |
2184 | }, | |
2185 | [DB8500_REGULATOR_SWITCH_SIAPIPE] = { | |
2186 | .supply_regulator = "db8500-vape", | |
2187 | .constraints = { | |
2188 | .name = "db8500-sia-pipe", | |
2189 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2190 | }, | |
2191 | }, | |
2192 | [DB8500_REGULATOR_SWITCH_SGA] = { | |
2193 | .supply_regulator = "db8500-vape", | |
2194 | .constraints = { | |
2195 | .name = "db8500-sga", | |
2196 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2197 | }, | |
2198 | }, | |
2199 | [DB8500_REGULATOR_SWITCH_B2R2_MCDE] = { | |
2200 | .supply_regulator = "db8500-vape", | |
2201 | .constraints = { | |
2202 | .name = "db8500-b2r2-mcde", | |
2203 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2204 | }, | |
2205 | .consumer_supplies = db8500_b2r2_mcde_consumers, | |
2206 | .num_consumer_supplies = ARRAY_SIZE(db8500_b2r2_mcde_consumers), | |
2207 | }, | |
2208 | [DB8500_REGULATOR_SWITCH_ESRAM12] = { | |
2209 | .supply_regulator = "db8500-vape", | |
2210 | .constraints = { | |
2211 | .name = "db8500-esram12", | |
2212 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2213 | }, | |
2214 | }, | |
2215 | [DB8500_REGULATOR_SWITCH_ESRAM12RET] = { | |
2216 | .constraints = { | |
2217 | .name = "db8500-esram12-ret", | |
2218 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2219 | }, | |
2220 | }, | |
2221 | [DB8500_REGULATOR_SWITCH_ESRAM34] = { | |
2222 | .supply_regulator = "db8500-vape", | |
2223 | .constraints = { | |
2224 | .name = "db8500-esram34", | |
2225 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2226 | }, | |
2227 | }, | |
2228 | [DB8500_REGULATOR_SWITCH_ESRAM34RET] = { | |
2229 | .constraints = { | |
2230 | .name = "db8500-esram34-ret", | |
2231 | .valid_ops_mask = REGULATOR_CHANGE_STATUS, | |
2232 | }, | |
2233 | }, | |
2234 | }; | |
2235 | ||
3df57bcf MN |
2236 | static struct mfd_cell db8500_prcmu_devs[] = { |
2237 | { | |
2238 | .name = "db8500-prcmu-regulators", | |
1ed7891f MW |
2239 | .platform_data = &db8500_regulators, |
2240 | .pdata_size = sizeof(db8500_regulators), | |
3df57bcf MN |
2241 | }, |
2242 | { | |
2243 | .name = "cpufreq-u8500", | |
2244 | }, | |
2245 | }; | |
2246 | ||
2247 | /** | |
2248 | * prcmu_fw_init - arch init call for the Linux PRCMU fw init logic | |
2249 | * | |
2250 | */ | |
2251 | static int __init db8500_prcmu_probe(struct platform_device *pdev) | |
2252 | { | |
2253 | int err = 0; | |
2254 | ||
2255 | if (ux500_is_svp()) | |
2256 | return -ENODEV; | |
2257 | ||
d65e12d7 MN |
2258 | init_prcm_registers(); |
2259 | ||
e3726fcf | 2260 | /* Clean up the mailbox interrupts after pre-kernel code. */ |
c553b3ca | 2261 | writel(ALL_MBOX_BITS, PRCM_ARM_IT1_CLR); |
3df57bcf MN |
2262 | |
2263 | err = request_threaded_irq(IRQ_DB8500_PRCMU1, prcmu_irq_handler, | |
2264 | prcmu_irq_thread_fn, IRQF_NO_SUSPEND, "prcmu", NULL); | |
2265 | if (err < 0) { | |
2266 | pr_err("prcmu: Failed to allocate IRQ_DB8500_PRCMU1.\n"); | |
2267 | err = -EBUSY; | |
2268 | goto no_irq_return; | |
2269 | } | |
2270 | ||
2271 | if (cpu_is_u8500v20_or_later()) | |
2272 | prcmu_config_esram0_deep_sleep(ESRAM0_DEEP_SLEEP_STATE_RET); | |
2273 | ||
2274 | err = mfd_add_devices(&pdev->dev, 0, db8500_prcmu_devs, | |
2275 | ARRAY_SIZE(db8500_prcmu_devs), NULL, | |
2276 | 0); | |
e3726fcf | 2277 | |
3df57bcf MN |
2278 | if (err) |
2279 | pr_err("prcmu: Failed to add subdevices\n"); | |
2280 | else | |
2281 | pr_info("DB8500 PRCMU initialized\n"); | |
2282 | ||
2283 | no_irq_return: | |
2284 | return err; | |
2285 | } | |
2286 | ||
2287 | static struct platform_driver db8500_prcmu_driver = { | |
2288 | .driver = { | |
2289 | .name = "db8500-prcmu", | |
2290 | .owner = THIS_MODULE, | |
2291 | }, | |
2292 | }; | |
2293 | ||
2294 | static int __init db8500_prcmu_init(void) | |
2295 | { | |
2296 | return platform_driver_probe(&db8500_prcmu_driver, db8500_prcmu_probe); | |
e3726fcf LW |
2297 | } |
2298 | ||
3df57bcf MN |
2299 | arch_initcall(db8500_prcmu_init); |
2300 | ||
2301 | MODULE_AUTHOR("Mattias Nilsson <mattias.i.nilsson@stericsson.com>"); | |
2302 | MODULE_DESCRIPTION("DB8500 PRCM Unit driver"); | |
2303 | MODULE_LICENSE("GPL v2"); |