]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - drivers/mmc/core/mmc.c
mmc: core: Reset HPI enabled state during re-init and in case of errors
[thirdparty/kernel/stable.git] / drivers / mmc / core / mmc.c
CommitLineData
7ea239d9 1/*
70f10482 2 * linux/drivers/mmc/core/mmc.c
7ea239d9
PO
3 *
4 * Copyright (C) 2003-2004 Russell King, All Rights Reserved.
5 * Copyright (C) 2005-2007 Pierre Ossman, All Rights Reserved.
6 * MMCv4 support Copyright (C) 2006 Philip Langdale, All Rights Reserved.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#include <linux/err.h>
81f8a7be 14#include <linux/of.h>
5a0e3ad6 15#include <linux/slab.h>
0205a904 16#include <linux/stat.h>
0cb403a2 17#include <linux/pm_runtime.h>
7ea239d9
PO
18
19#include <linux/mmc/host.h>
20#include <linux/mmc/card.h>
21#include <linux/mmc/mmc.h>
22
23#include "core.h"
4facdde1 24#include "card.h"
436f8daa 25#include "host.h"
4101c16a 26#include "bus.h"
7ea239d9 27#include "mmc_ops.h"
28fc64af 28#include "quirks.h"
4c4cb171 29#include "sd_ops.h"
52c8212d 30#include "pwrseq.h"
7ea239d9 31
fe1b5700
UH
32#define DEFAULT_CMD6_TIMEOUT_MS 500
33
7ea239d9
PO
34static const unsigned int tran_exp[] = {
35 10000, 100000, 1000000, 10000000,
36 0, 0, 0, 0
37};
38
39static const unsigned char tran_mant[] = {
40 0, 10, 12, 13, 15, 20, 25, 30,
41 35, 40, 45, 50, 55, 60, 70, 80,
42};
43
4406ae21 44static const unsigned int taac_exp[] = {
7ea239d9
PO
45 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000,
46};
47
4406ae21 48static const unsigned int taac_mant[] = {
7ea239d9
PO
49 0, 10, 12, 13, 15, 20, 25, 30,
50 35, 40, 45, 50, 55, 60, 70, 80,
51};
52
53#define UNSTUFF_BITS(resp,start,size) \
54 ({ \
55 const int __size = size; \
56 const u32 __mask = (__size < 32 ? 1 << __size : 0) - 1; \
57 const int __off = 3 - ((start) / 32); \
58 const int __shft = (start) & 31; \
59 u32 __res; \
60 \
61 __res = resp[__off] >> __shft; \
62 if (__size + __shft > 32) \
63 __res |= resp[__off-1] << ((32 - __shft) % 32); \
64 __res & __mask; \
65 })
66
67/*
68 * Given the decoded CSD structure, decode the raw CID to our CID structure.
69 */
bd766312 70static int mmc_decode_cid(struct mmc_card *card)
7ea239d9
PO
71{
72 u32 *resp = card->raw_cid;
73
74 /*
75 * The selection of the format here is based upon published
76 * specs from sandisk and from what people have reported.
77 */
78 switch (card->csd.mmca_vsn) {
79 case 0: /* MMC v1.0 - v1.2 */
80 case 1: /* MMC v1.4 */
81 card->cid.manfid = UNSTUFF_BITS(resp, 104, 24);
82 card->cid.prod_name[0] = UNSTUFF_BITS(resp, 96, 8);
83 card->cid.prod_name[1] = UNSTUFF_BITS(resp, 88, 8);
84 card->cid.prod_name[2] = UNSTUFF_BITS(resp, 80, 8);
85 card->cid.prod_name[3] = UNSTUFF_BITS(resp, 72, 8);
86 card->cid.prod_name[4] = UNSTUFF_BITS(resp, 64, 8);
87 card->cid.prod_name[5] = UNSTUFF_BITS(resp, 56, 8);
88 card->cid.prod_name[6] = UNSTUFF_BITS(resp, 48, 8);
89 card->cid.hwrev = UNSTUFF_BITS(resp, 44, 4);
90 card->cid.fwrev = UNSTUFF_BITS(resp, 40, 4);
91 card->cid.serial = UNSTUFF_BITS(resp, 16, 24);
92 card->cid.month = UNSTUFF_BITS(resp, 12, 4);
93 card->cid.year = UNSTUFF_BITS(resp, 8, 4) + 1997;
94 break;
95
96 case 2: /* MMC v2.0 - v2.2 */
97 case 3: /* MMC v3.1 - v3.3 */
98 case 4: /* MMC v4 */
99 card->cid.manfid = UNSTUFF_BITS(resp, 120, 8);
100 card->cid.oemid = UNSTUFF_BITS(resp, 104, 16);
101 card->cid.prod_name[0] = UNSTUFF_BITS(resp, 96, 8);
102 card->cid.prod_name[1] = UNSTUFF_BITS(resp, 88, 8);
103 card->cid.prod_name[2] = UNSTUFF_BITS(resp, 80, 8);
104 card->cid.prod_name[3] = UNSTUFF_BITS(resp, 72, 8);
105 card->cid.prod_name[4] = UNSTUFF_BITS(resp, 64, 8);
106 card->cid.prod_name[5] = UNSTUFF_BITS(resp, 56, 8);
51e7e8b6 107 card->cid.prv = UNSTUFF_BITS(resp, 48, 8);
7ea239d9
PO
108 card->cid.serial = UNSTUFF_BITS(resp, 16, 32);
109 card->cid.month = UNSTUFF_BITS(resp, 12, 4);
110 card->cid.year = UNSTUFF_BITS(resp, 8, 4) + 1997;
111 break;
112
113 default:
a3c76eb9 114 pr_err("%s: card has unknown MMCA version %d\n",
7ea239d9 115 mmc_hostname(card->host), card->csd.mmca_vsn);
bd766312 116 return -EINVAL;
7ea239d9 117 }
bd766312
PO
118
119 return 0;
7ea239d9
PO
120}
121
dfe86cba
AH
122static void mmc_set_erase_size(struct mmc_card *card)
123{
124 if (card->ext_csd.erase_group_def & 1)
125 card->erase_size = card->ext_csd.hc_erase_size;
126 else
127 card->erase_size = card->csd.erase_size;
128
129 mmc_init_erase(card);
130}
131
7ea239d9
PO
132/*
133 * Given a 128-bit response, decode to our card CSD structure.
134 */
bd766312 135static int mmc_decode_csd(struct mmc_card *card)
7ea239d9
PO
136{
137 struct mmc_csd *csd = &card->csd;
dfe86cba 138 unsigned int e, m, a, b;
7ea239d9
PO
139 u32 *resp = card->raw_csd;
140
141 /*
142 * We only understand CSD structure v1.1 and v1.2.
143 * v1.2 has extra information in bits 15, 11 and 10.
6da24b78 144 * We also support eMMC v4.4 & v4.41.
7ea239d9 145 */
6da24b78
KP
146 csd->structure = UNSTUFF_BITS(resp, 126, 2);
147 if (csd->structure == 0) {
a3c76eb9 148 pr_err("%s: unrecognised CSD structure version %d\n",
6da24b78 149 mmc_hostname(card->host), csd->structure);
bd766312 150 return -EINVAL;
7ea239d9
PO
151 }
152
153 csd->mmca_vsn = UNSTUFF_BITS(resp, 122, 4);
154 m = UNSTUFF_BITS(resp, 115, 4);
155 e = UNSTUFF_BITS(resp, 112, 3);
4406ae21
SL
156 csd->taac_ns = (taac_exp[e] * taac_mant[m] + 9) / 10;
157 csd->taac_clks = UNSTUFF_BITS(resp, 104, 8) * 100;
7ea239d9
PO
158
159 m = UNSTUFF_BITS(resp, 99, 4);
160 e = UNSTUFF_BITS(resp, 96, 3);
161 csd->max_dtr = tran_exp[e] * tran_mant[m];
162 csd->cmdclass = UNSTUFF_BITS(resp, 84, 12);
163
164 e = UNSTUFF_BITS(resp, 47, 3);
165 m = UNSTUFF_BITS(resp, 62, 12);
166 csd->capacity = (1 + m) << (e + 2);
167
168 csd->read_blkbits = UNSTUFF_BITS(resp, 80, 4);
169 csd->read_partial = UNSTUFF_BITS(resp, 79, 1);
170 csd->write_misalign = UNSTUFF_BITS(resp, 78, 1);
171 csd->read_misalign = UNSTUFF_BITS(resp, 77, 1);
3d705d14 172 csd->dsr_imp = UNSTUFF_BITS(resp, 76, 1);
7ea239d9
PO
173 csd->r2w_factor = UNSTUFF_BITS(resp, 26, 3);
174 csd->write_blkbits = UNSTUFF_BITS(resp, 22, 4);
175 csd->write_partial = UNSTUFF_BITS(resp, 21, 1);
bd766312 176
dfe86cba
AH
177 if (csd->write_blkbits >= 9) {
178 a = UNSTUFF_BITS(resp, 42, 5);
179 b = UNSTUFF_BITS(resp, 37, 5);
180 csd->erase_size = (a + 1) * (b + 1);
181 csd->erase_size <<= csd->write_blkbits - 9;
182 }
183
bd766312 184 return 0;
7ea239d9
PO
185}
186
96cf5f02
SJ
187static void mmc_select_card_type(struct mmc_card *card)
188{
189 struct mmc_host *host = card->host;
0a5b6438 190 u8 card_type = card->ext_csd.raw_card_type;
5f1a4dd0 191 u32 caps = host->caps, caps2 = host->caps2;
577fb131 192 unsigned int hs_max_dtr = 0, hs200_max_dtr = 0;
2415c0ef 193 unsigned int avail_type = 0;
96cf5f02 194
2415c0ef
SJ
195 if (caps & MMC_CAP_MMC_HIGHSPEED &&
196 card_type & EXT_CSD_CARD_TYPE_HS_26) {
96cf5f02 197 hs_max_dtr = MMC_HIGH_26_MAX_DTR;
2415c0ef
SJ
198 avail_type |= EXT_CSD_CARD_TYPE_HS_26;
199 }
96cf5f02
SJ
200
201 if (caps & MMC_CAP_MMC_HIGHSPEED &&
2415c0ef 202 card_type & EXT_CSD_CARD_TYPE_HS_52) {
96cf5f02 203 hs_max_dtr = MMC_HIGH_52_MAX_DTR;
2415c0ef
SJ
204 avail_type |= EXT_CSD_CARD_TYPE_HS_52;
205 }
96cf5f02 206
20f921bb 207 if (caps & (MMC_CAP_1_8V_DDR | MMC_CAP_3_3V_DDR) &&
2415c0ef 208 card_type & EXT_CSD_CARD_TYPE_DDR_1_8V) {
96cf5f02 209 hs_max_dtr = MMC_HIGH_DDR_MAX_DTR;
2415c0ef
SJ
210 avail_type |= EXT_CSD_CARD_TYPE_DDR_1_8V;
211 }
212
213 if (caps & MMC_CAP_1_2V_DDR &&
214 card_type & EXT_CSD_CARD_TYPE_DDR_1_2V) {
215 hs_max_dtr = MMC_HIGH_DDR_MAX_DTR;
216 avail_type |= EXT_CSD_CARD_TYPE_DDR_1_2V;
217 }
96cf5f02 218
2415c0ef
SJ
219 if (caps2 & MMC_CAP2_HS200_1_8V_SDR &&
220 card_type & EXT_CSD_CARD_TYPE_HS200_1_8V) {
577fb131 221 hs200_max_dtr = MMC_HS200_MAX_DTR;
2415c0ef
SJ
222 avail_type |= EXT_CSD_CARD_TYPE_HS200_1_8V;
223 }
224
225 if (caps2 & MMC_CAP2_HS200_1_2V_SDR &&
226 card_type & EXT_CSD_CARD_TYPE_HS200_1_2V) {
577fb131 227 hs200_max_dtr = MMC_HS200_MAX_DTR;
2415c0ef
SJ
228 avail_type |= EXT_CSD_CARD_TYPE_HS200_1_2V;
229 }
96cf5f02 230
0a5b6438
SJ
231 if (caps2 & MMC_CAP2_HS400_1_8V &&
232 card_type & EXT_CSD_CARD_TYPE_HS400_1_8V) {
233 hs200_max_dtr = MMC_HS200_MAX_DTR;
234 avail_type |= EXT_CSD_CARD_TYPE_HS400_1_8V;
235 }
236
237 if (caps2 & MMC_CAP2_HS400_1_2V &&
238 card_type & EXT_CSD_CARD_TYPE_HS400_1_2V) {
239 hs200_max_dtr = MMC_HS200_MAX_DTR;
240 avail_type |= EXT_CSD_CARD_TYPE_HS400_1_2V;
241 }
242
81ac2af6
SL
243 if ((caps2 & MMC_CAP2_HS400_ES) &&
244 card->ext_csd.strobe_support &&
245 (avail_type & EXT_CSD_CARD_TYPE_HS400))
246 avail_type |= EXT_CSD_CARD_TYPE_HS400ES;
247
96cf5f02 248 card->ext_csd.hs_max_dtr = hs_max_dtr;
577fb131 249 card->ext_csd.hs200_max_dtr = hs200_max_dtr;
2415c0ef 250 card->mmc_avail_type = avail_type;
96cf5f02
SJ
251}
252
b4493eea
GS
253static void mmc_manage_enhanced_area(struct mmc_card *card, u8 *ext_csd)
254{
994324bb
GS
255 u8 hc_erase_grp_sz, hc_wp_grp_sz;
256
257 /*
258 * Disable these attributes by default
259 */
260 card->ext_csd.enhanced_area_offset = -EINVAL;
261 card->ext_csd.enhanced_area_size = -EINVAL;
b4493eea
GS
262
263 /*
264 * Enhanced area feature support -- check whether the eMMC
265 * card has the Enhanced area enabled. If so, export enhanced
266 * area offset and size to user by adding sysfs interface.
267 */
268 if ((ext_csd[EXT_CSD_PARTITION_SUPPORT] & 0x2) &&
269 (ext_csd[EXT_CSD_PARTITION_ATTRIBUTE] & 0x1)) {
994324bb
GS
270 if (card->ext_csd.partition_setting_completed) {
271 hc_erase_grp_sz =
272 ext_csd[EXT_CSD_HC_ERASE_GRP_SIZE];
273 hc_wp_grp_sz =
274 ext_csd[EXT_CSD_HC_WP_GRP_SIZE];
b4493eea 275
994324bb
GS
276 /*
277 * calculate the enhanced data area offset, in bytes
278 */
279 card->ext_csd.enhanced_area_offset =
ded8a5f9
KM
280 (((unsigned long long)ext_csd[139]) << 24) +
281 (((unsigned long long)ext_csd[138]) << 16) +
282 (((unsigned long long)ext_csd[137]) << 8) +
283 (((unsigned long long)ext_csd[136]));
994324bb
GS
284 if (mmc_card_blockaddr(card))
285 card->ext_csd.enhanced_area_offset <<= 9;
286 /*
287 * calculate the enhanced data area size, in kilobytes
288 */
289 card->ext_csd.enhanced_area_size =
290 (ext_csd[142] << 16) + (ext_csd[141] << 8) +
291 ext_csd[140];
292 card->ext_csd.enhanced_area_size *=
293 (size_t)(hc_erase_grp_sz * hc_wp_grp_sz);
294 card->ext_csd.enhanced_area_size <<= 9;
295 } else {
296 pr_warn("%s: defines enhanced area without partition setting complete\n",
297 mmc_hostname(card->host));
298 }
b4493eea
GS
299 }
300}
301
4facdde1
UH
302static void mmc_part_add(struct mmc_card *card, unsigned int size,
303 unsigned int part_cfg, char *name, int idx, bool ro,
304 int area_type)
305{
306 card->part[card->nr_parts].size = size;
307 card->part[card->nr_parts].part_cfg = part_cfg;
308 sprintf(card->part[card->nr_parts].name, name, idx);
309 card->part[card->nr_parts].force_ro = ro;
310 card->part[card->nr_parts].area_type = area_type;
311 card->nr_parts++;
312}
313
b4493eea
GS
314static void mmc_manage_gp_partitions(struct mmc_card *card, u8 *ext_csd)
315{
b4493eea 316 int idx;
994324bb
GS
317 u8 hc_erase_grp_sz, hc_wp_grp_sz;
318 unsigned int part_size;
b4493eea
GS
319
320 /*
321 * General purpose partition feature support --
322 * If ext_csd has the size of general purpose partitions,
323 * set size, part_cfg, partition name in mmc_part.
324 */
325 if (ext_csd[EXT_CSD_PARTITION_SUPPORT] &
326 EXT_CSD_PART_SUPPORT_PART_EN) {
994324bb
GS
327 hc_erase_grp_sz =
328 ext_csd[EXT_CSD_HC_ERASE_GRP_SIZE];
329 hc_wp_grp_sz =
330 ext_csd[EXT_CSD_HC_WP_GRP_SIZE];
b4493eea
GS
331
332 for (idx = 0; idx < MMC_NUM_GP_PARTITION; idx++) {
333 if (!ext_csd[EXT_CSD_GP_SIZE_MULT + idx * 3] &&
334 !ext_csd[EXT_CSD_GP_SIZE_MULT + idx * 3 + 1] &&
335 !ext_csd[EXT_CSD_GP_SIZE_MULT + idx * 3 + 2])
336 continue;
994324bb
GS
337 if (card->ext_csd.partition_setting_completed == 0) {
338 pr_warn("%s: has partition size defined without partition complete\n",
339 mmc_hostname(card->host));
340 break;
341 }
b4493eea
GS
342 part_size =
343 (ext_csd[EXT_CSD_GP_SIZE_MULT + idx * 3 + 2]
344 << 16) +
345 (ext_csd[EXT_CSD_GP_SIZE_MULT + idx * 3 + 1]
346 << 8) +
347 ext_csd[EXT_CSD_GP_SIZE_MULT + idx * 3];
348 part_size *= (size_t)(hc_erase_grp_sz *
349 hc_wp_grp_sz);
350 mmc_part_add(card, part_size << 19,
351 EXT_CSD_PART_CONFIG_ACC_GP0 + idx,
352 "gp%d", idx, false,
353 MMC_BLK_DATA_AREA_GP);
354 }
355 }
356}
357
1c447116
AH
358/* Minimum partition switch timeout in milliseconds */
359#define MMC_MIN_PART_SWITCH_TIME 300
360
08ee80cc
PR
361/*
362 * Decode extended CSD.
363 */
076ec38a 364static int mmc_decode_ext_csd(struct mmc_card *card, u8 *ext_csd)
08ee80cc 365{
e0c368d5
NJ
366 int err = 0, idx;
367 unsigned int part_size;
81f8a7be
HG
368 struct device_node *np;
369 bool broken_hpi = false;
08ee80cc 370
6da24b78 371 /* Version is coded in the CSD_STRUCTURE byte in the EXT_CSD register */
f39b2dd9 372 card->ext_csd.raw_ext_csd_structure = ext_csd[EXT_CSD_STRUCTURE];
6da24b78 373 if (card->csd.structure == 3) {
f39b2dd9 374 if (card->ext_csd.raw_ext_csd_structure > 2) {
a3c76eb9 375 pr_err("%s: unrecognised EXT_CSD structure "
6da24b78 376 "version %d\n", mmc_hostname(card->host),
f39b2dd9 377 card->ext_csd.raw_ext_csd_structure);
6da24b78
KP
378 err = -EINVAL;
379 goto out;
380 }
381 }
382
81f8a7be
HG
383 np = mmc_of_find_child_device(card->host, 0);
384 if (np && of_device_is_compatible(np, "mmc-card"))
385 broken_hpi = of_property_read_bool(np, "broken-hpi");
386 of_node_put(np);
387
03a59437
RI
388 /*
389 * The EXT_CSD format is meant to be forward compatible. As long
390 * as CSD_STRUCTURE does not change, all values for EXT_CSD_REV
391 * are authorized, see JEDEC JESD84-B50 section B.8.
392 */
b1ebe384 393 card->ext_csd.rev = ext_csd[EXT_CSD_REV];
d7604d76 394
5320226a
P
395 /* fixup device after ext_csd revision field is updated */
396 mmc_fixup_device(card, mmc_ext_csd_fixups);
397
f39b2dd9
PR
398 card->ext_csd.raw_sectors[0] = ext_csd[EXT_CSD_SEC_CNT + 0];
399 card->ext_csd.raw_sectors[1] = ext_csd[EXT_CSD_SEC_CNT + 1];
400 card->ext_csd.raw_sectors[2] = ext_csd[EXT_CSD_SEC_CNT + 2];
401 card->ext_csd.raw_sectors[3] = ext_csd[EXT_CSD_SEC_CNT + 3];
b1ebe384 402 if (card->ext_csd.rev >= 2) {
d7604d76
PO
403 card->ext_csd.sectors =
404 ext_csd[EXT_CSD_SEC_CNT + 0] << 0 |
405 ext_csd[EXT_CSD_SEC_CNT + 1] << 8 |
406 ext_csd[EXT_CSD_SEC_CNT + 2] << 16 |
407 ext_csd[EXT_CSD_SEC_CNT + 3] << 24;
fc8a0985
HP
408
409 /* Cards with density > 2GiB are sector addressed */
410 if (card->ext_csd.sectors > (2u * 1024 * 1024 * 1024) / 512)
d7604d76
PO
411 mmc_card_set_blockaddr(card);
412 }
96cf5f02 413
81ac2af6 414 card->ext_csd.strobe_support = ext_csd[EXT_CSD_STROBE_SUPPORT];
f39b2dd9 415 card->ext_csd.raw_card_type = ext_csd[EXT_CSD_CARD_TYPE];
96cf5f02 416 mmc_select_card_type(card);
7ea239d9 417
f39b2dd9
PR
418 card->ext_csd.raw_s_a_timeout = ext_csd[EXT_CSD_S_A_TIMEOUT];
419 card->ext_csd.raw_erase_timeout_mult =
420 ext_csd[EXT_CSD_ERASE_TIMEOUT_MULT];
421 card->ext_csd.raw_hc_erase_grp_size =
422 ext_csd[EXT_CSD_HC_ERASE_GRP_SIZE];
b1ebe384
JL
423 if (card->ext_csd.rev >= 3) {
424 u8 sa_shift = ext_csd[EXT_CSD_S_A_TIMEOUT];
371a689f
AW
425 card->ext_csd.part_config = ext_csd[EXT_CSD_PART_CONFIG];
426
427 /* EXT_CSD value is in units of 10ms, but we store in ms */
428 card->ext_csd.part_time = 10 * ext_csd[EXT_CSD_PART_SWITCH_TIME];
1c447116
AH
429 /* Some eMMC set the value too low so set a minimum */
430 if (card->ext_csd.part_time &&
431 card->ext_csd.part_time < MMC_MIN_PART_SWITCH_TIME)
432 card->ext_csd.part_time = MMC_MIN_PART_SWITCH_TIME;
b1ebe384
JL
433
434 /* Sleep / awake timeout in 100ns units */
435 if (sa_shift > 0 && sa_shift <= 0x17)
436 card->ext_csd.sa_timeout =
437 1 << ext_csd[EXT_CSD_S_A_TIMEOUT];
dfe86cba
AH
438 card->ext_csd.erase_group_def =
439 ext_csd[EXT_CSD_ERASE_GROUP_DEF];
440 card->ext_csd.hc_erase_timeout = 300 *
441 ext_csd[EXT_CSD_ERASE_TIMEOUT_MULT];
442 card->ext_csd.hc_erase_size =
443 ext_csd[EXT_CSD_HC_ERASE_GRP_SIZE] << 10;
f4c5522b
AW
444
445 card->ext_csd.rel_sectors = ext_csd[EXT_CSD_REL_WR_SEC_C];
371a689f
AW
446
447 /*
448 * There are two boot regions of equal size, defined in
449 * multiples of 128K.
450 */
e0c368d5
NJ
451 if (ext_csd[EXT_CSD_BOOT_MULT] && mmc_boot_partition_access(card->host)) {
452 for (idx = 0; idx < MMC_NUM_BOOT_PARTITION; idx++) {
453 part_size = ext_csd[EXT_CSD_BOOT_MULT] << 17;
454 mmc_part_add(card, part_size,
455 EXT_CSD_PART_CONFIG_ACC_BOOT0 + idx,
add710ea
JR
456 "boot%d", idx, true,
457 MMC_BLK_DATA_AREA_BOOT);
e0c368d5
NJ
458 }
459 }
dfe86cba
AH
460 }
461
f39b2dd9 462 card->ext_csd.raw_hc_erase_gap_size =
dd13b4ed 463 ext_csd[EXT_CSD_HC_WP_GRP_SIZE];
f39b2dd9
PR
464 card->ext_csd.raw_sec_trim_mult =
465 ext_csd[EXT_CSD_SEC_TRIM_MULT];
466 card->ext_csd.raw_sec_erase_mult =
467 ext_csd[EXT_CSD_SEC_ERASE_MULT];
468 card->ext_csd.raw_sec_feature_support =
469 ext_csd[EXT_CSD_SEC_FEATURE_SUPPORT];
470 card->ext_csd.raw_trim_mult =
471 ext_csd[EXT_CSD_TRIM_MULT];
836dc2fe 472 card->ext_csd.raw_partition_support = ext_csd[EXT_CSD_PARTITION_SUPPORT];
b097e07f 473 card->ext_csd.raw_driver_strength = ext_csd[EXT_CSD_DRIVER_STRENGTH];
dfe86cba 474 if (card->ext_csd.rev >= 4) {
69803d4f
GS
475 if (ext_csd[EXT_CSD_PARTITION_SETTING_COMPLETED] &
476 EXT_CSD_PART_SETTING_COMPLETED)
477 card->ext_csd.partition_setting_completed = 1;
478 else
479 card->ext_csd.partition_setting_completed = 0;
480
b4493eea 481 mmc_manage_enhanced_area(card, ext_csd);
709de99d 482
b4493eea 483 mmc_manage_gp_partitions(card, ext_csd);
e0c368d5 484
dfe86cba
AH
485 card->ext_csd.sec_trim_mult =
486 ext_csd[EXT_CSD_SEC_TRIM_MULT];
487 card->ext_csd.sec_erase_mult =
488 ext_csd[EXT_CSD_SEC_ERASE_MULT];
489 card->ext_csd.sec_feature_support =
490 ext_csd[EXT_CSD_SEC_FEATURE_SUPPORT];
491 card->ext_csd.trim_timeout = 300 *
492 ext_csd[EXT_CSD_TRIM_MULT];
add710ea
JR
493
494 /*
495 * Note that the call to mmc_part_add above defaults to read
496 * only. If this default assumption is changed, the call must
497 * take into account the value of boot_locked below.
498 */
499 card->ext_csd.boot_ro_lock = ext_csd[EXT_CSD_BOOT_WP];
500 card->ext_csd.boot_ro_lockable = true;
60443712
FS
501
502 /* Save power class values */
503 card->ext_csd.raw_pwr_cl_52_195 =
504 ext_csd[EXT_CSD_PWR_CL_52_195];
505 card->ext_csd.raw_pwr_cl_26_195 =
506 ext_csd[EXT_CSD_PWR_CL_26_195];
507 card->ext_csd.raw_pwr_cl_52_360 =
508 ext_csd[EXT_CSD_PWR_CL_52_360];
509 card->ext_csd.raw_pwr_cl_26_360 =
510 ext_csd[EXT_CSD_PWR_CL_26_360];
511 card->ext_csd.raw_pwr_cl_200_195 =
512 ext_csd[EXT_CSD_PWR_CL_200_195];
513 card->ext_csd.raw_pwr_cl_200_360 =
514 ext_csd[EXT_CSD_PWR_CL_200_360];
515 card->ext_csd.raw_pwr_cl_ddr_52_195 =
516 ext_csd[EXT_CSD_PWR_CL_DDR_52_195];
517 card->ext_csd.raw_pwr_cl_ddr_52_360 =
518 ext_csd[EXT_CSD_PWR_CL_DDR_52_360];
0a5b6438
SJ
519 card->ext_csd.raw_pwr_cl_ddr_200_360 =
520 ext_csd[EXT_CSD_PWR_CL_DDR_200_360];
b1ebe384
JL
521 }
522
b2499518 523 if (card->ext_csd.rev >= 5) {
7c4f10ac
RI
524 /* Adjust production date as per JEDEC JESD84-B451 */
525 if (card->cid.year < 2010)
526 card->cid.year += 16;
527
950d56ac 528 /* check whether the eMMC card supports BKOPS */
5320226a
P
529 if (!mmc_card_broken_hpi(card) &&
530 ext_csd[EXT_CSD_BKOPS_SUPPORT] & 0x1) {
950d56ac 531 card->ext_csd.bkops = 1;
0501be64
AS
532 card->ext_csd.man_bkops_en =
533 (ext_csd[EXT_CSD_BKOPS_EN] &
534 EXT_CSD_MANUAL_BKOPS_MASK);
950d56ac
JC
535 card->ext_csd.raw_bkops_status =
536 ext_csd[EXT_CSD_BKOPS_STATUS];
6962c2fb
UY
537 if (card->ext_csd.man_bkops_en)
538 pr_debug("%s: MAN_BKOPS_EN bit is set\n",
950d56ac 539 mmc_hostname(card->host));
efff8e78
UY
540 card->ext_csd.auto_bkops_en =
541 (ext_csd[EXT_CSD_BKOPS_EN] &
542 EXT_CSD_AUTO_BKOPS_MASK);
543 if (card->ext_csd.auto_bkops_en)
544 pr_debug("%s: AUTO_BKOPS_EN bit is set\n",
545 mmc_hostname(card->host));
950d56ac
JC
546 }
547
eb0d8f13 548 /* check whether the eMMC card supports HPI */
5320226a
P
549 if (!mmc_card_broken_hpi(card) &&
550 !broken_hpi && (ext_csd[EXT_CSD_HPI_FEATURES] & 0x1)) {
eb0d8f13
JC
551 card->ext_csd.hpi = 1;
552 if (ext_csd[EXT_CSD_HPI_FEATURES] & 0x2)
553 card->ext_csd.hpi_cmd = MMC_STOP_TRANSMISSION;
554 else
555 card->ext_csd.hpi_cmd = MMC_SEND_STATUS;
556 /*
557 * Indicate the maximum timeout to close
558 * a command interrupted by HPI
559 */
560 card->ext_csd.out_of_int_time =
561 ext_csd[EXT_CSD_OUT_OF_INTERRUPT_TIME] * 10;
562 }
563
f4c5522b 564 card->ext_csd.rel_param = ext_csd[EXT_CSD_WR_REL_PARAM];
b2499518 565 card->ext_csd.rst_n_function = ext_csd[EXT_CSD_RST_N_FUNCTION];
090d25fe
LP
566
567 /*
568 * RPMB regions are defined in multiples of 128K.
569 */
570 card->ext_csd.raw_rpmb_size_mult = ext_csd[EXT_CSD_RPMB_MULT];
d0123cca 571 if (ext_csd[EXT_CSD_RPMB_MULT] && mmc_host_cmd23(card->host)) {
090d25fe
LP
572 mmc_part_add(card, ext_csd[EXT_CSD_RPMB_MULT] << 17,
573 EXT_CSD_PART_CONFIG_ACC_RPMB,
574 "rpmb", 0, false,
575 MMC_BLK_DATA_AREA_RPMB);
576 }
b2499518 577 }
f4c5522b 578
5238acbe 579 card->ext_csd.raw_erased_mem_count = ext_csd[EXT_CSD_ERASED_MEM_CONT];
dfe86cba
AH
580 if (ext_csd[EXT_CSD_ERASED_MEM_CONT])
581 card->erased_byte = 0xFF;
582 else
583 card->erased_byte = 0x0;
584
336c716a 585 /* eMMC v4.5 or later */
fe1b5700 586 card->ext_csd.generic_cmd6_time = DEFAULT_CMD6_TIMEOUT_MS;
bec8726a 587 if (card->ext_csd.rev >= 6) {
336c716a
SJ
588 card->ext_csd.feature_support |= MMC_DISCARD_FEATURE;
589
b23cf0bd
SJ
590 card->ext_csd.generic_cmd6_time = 10 *
591 ext_csd[EXT_CSD_GENERIC_CMD6_TIME];
bec8726a
G
592 card->ext_csd.power_off_longtime = 10 *
593 ext_csd[EXT_CSD_POWER_OFF_LONG_TIME];
b23cf0bd 594
336c716a
SJ
595 card->ext_csd.cache_size =
596 ext_csd[EXT_CSD_CACHE_SIZE + 0] << 0 |
597 ext_csd[EXT_CSD_CACHE_SIZE + 1] << 8 |
598 ext_csd[EXT_CSD_CACHE_SIZE + 2] << 16 |
599 ext_csd[EXT_CSD_CACHE_SIZE + 3] << 24;
4265900e
SD
600
601 if (ext_csd[EXT_CSD_DATA_SECTOR_SIZE] == 1)
602 card->ext_csd.data_sector_size = 4096;
603 else
604 card->ext_csd.data_sector_size = 512;
605
606 if ((ext_csd[EXT_CSD_DATA_TAG_SUPPORT] & 1) &&
607 (ext_csd[EXT_CSD_TAG_UNIT_SIZE] <= 8)) {
608 card->ext_csd.data_tag_unit_size =
609 ((unsigned int) 1 << ext_csd[EXT_CSD_TAG_UNIT_SIZE]) *
610 (card->ext_csd.data_sector_size);
611 } else {
612 card->ext_csd.data_tag_unit_size = 0;
613 }
abd9ac14
SJ
614
615 card->ext_csd.max_packed_writes =
616 ext_csd[EXT_CSD_MAX_PACKED_WRITES];
617 card->ext_csd.max_packed_reads =
618 ext_csd[EXT_CSD_MAX_PACKED_READS];
a5075eb9
SD
619 } else {
620 card->ext_csd.data_sector_size = 512;
336c716a 621 }
881d1c25 622
0f762426
GG
623 /* eMMC v5 or later */
624 if (card->ext_csd.rev >= 7) {
625 memcpy(card->ext_csd.fwrev, &ext_csd[EXT_CSD_FIRMWARE_VERSION],
626 MMC_FIRMWARE_LEN);
627 card->ext_csd.ffu_capable =
628 (ext_csd[EXT_CSD_SUPPORTED_MODE] & 0x1) &&
629 !(ext_csd[EXT_CSD_FW_CONFIG] & 0x1);
46bc5c40
JL
630
631 card->ext_csd.pre_eol_info = ext_csd[EXT_CSD_PRE_EOL_INFO];
632 card->ext_csd.device_life_time_est_typ_a =
633 ext_csd[EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_A];
634 card->ext_csd.device_life_time_est_typ_b =
635 ext_csd[EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_B];
0f762426 636 }
925ff3a7
AH
637
638 /* eMMC v5.1 or later */
639 if (card->ext_csd.rev >= 8) {
640 card->ext_csd.cmdq_support = ext_csd[EXT_CSD_CMDQ_SUPPORT] &
641 EXT_CSD_CMDQ_SUPPORTED;
642 card->ext_csd.cmdq_depth = (ext_csd[EXT_CSD_CMDQ_DEPTH] &
643 EXT_CSD_CMDQ_DEPTH_MASK) + 1;
644 /* Exclude inefficiently small queue depths */
645 if (card->ext_csd.cmdq_depth <= 2) {
646 card->ext_csd.cmdq_support = false;
647 card->ext_csd.cmdq_depth = 0;
648 }
649 if (card->ext_csd.cmdq_support) {
650 pr_debug("%s: Command Queue supported depth %u\n",
651 mmc_hostname(card->host),
652 card->ext_csd.cmdq_depth);
653 }
654 }
7ea239d9 655out:
08ee80cc
PR
656 return err;
657}
658
076ec38a
UH
659static int mmc_read_ext_csd(struct mmc_card *card)
660{
c197787c 661 u8 *ext_csd;
076ec38a
UH
662 int err;
663
c197787c
UH
664 if (!mmc_can_ext_csd(card))
665 return 0;
666
076ec38a 667 err = mmc_get_ext_csd(card, &ext_csd);
c197787c
UH
668 if (err) {
669 /* If the host or the card can't do the switch,
670 * fail more gracefully. */
671 if ((err != -EINVAL)
672 && (err != -ENOSYS)
673 && (err != -EFAULT))
674 return err;
675
676 /*
677 * High capacity cards should have this "magic" size
678 * stored in their CSD.
679 */
680 if (card->csd.capacity == (4096 * 512)) {
681 pr_err("%s: unable to read EXT_CSD on a possible high capacity card. Card will be ignored.\n",
682 mmc_hostname(card->host));
683 } else {
684 pr_warn("%s: unable to read EXT_CSD, performance might suffer\n",
685 mmc_hostname(card->host));
686 err = 0;
687 }
688
076ec38a 689 return err;
c197787c 690 }
076ec38a
UH
691
692 err = mmc_decode_ext_csd(card, ext_csd);
693 kfree(ext_csd);
694 return err;
695}
696
f39b2dd9 697static int mmc_compare_ext_csds(struct mmc_card *card, unsigned bus_width)
08ee80cc
PR
698{
699 u8 *bw_ext_csd;
700 int err;
701
f39b2dd9
PR
702 if (bus_width == MMC_BUS_WIDTH_1)
703 return 0;
704
08ee80cc 705 err = mmc_get_ext_csd(card, &bw_ext_csd);
c197787c
UH
706 if (err)
707 return err;
08ee80cc 708
08ee80cc 709 /* only compare read only fields */
dd13b4ed 710 err = !((card->ext_csd.raw_partition_support ==
08ee80cc 711 bw_ext_csd[EXT_CSD_PARTITION_SUPPORT]) &&
f39b2dd9 712 (card->ext_csd.raw_erased_mem_count ==
08ee80cc 713 bw_ext_csd[EXT_CSD_ERASED_MEM_CONT]) &&
f39b2dd9 714 (card->ext_csd.rev ==
08ee80cc 715 bw_ext_csd[EXT_CSD_REV]) &&
f39b2dd9 716 (card->ext_csd.raw_ext_csd_structure ==
08ee80cc 717 bw_ext_csd[EXT_CSD_STRUCTURE]) &&
f39b2dd9 718 (card->ext_csd.raw_card_type ==
08ee80cc 719 bw_ext_csd[EXT_CSD_CARD_TYPE]) &&
f39b2dd9 720 (card->ext_csd.raw_s_a_timeout ==
08ee80cc 721 bw_ext_csd[EXT_CSD_S_A_TIMEOUT]) &&
f39b2dd9 722 (card->ext_csd.raw_hc_erase_gap_size ==
08ee80cc 723 bw_ext_csd[EXT_CSD_HC_WP_GRP_SIZE]) &&
f39b2dd9 724 (card->ext_csd.raw_erase_timeout_mult ==
08ee80cc 725 bw_ext_csd[EXT_CSD_ERASE_TIMEOUT_MULT]) &&
f39b2dd9 726 (card->ext_csd.raw_hc_erase_grp_size ==
08ee80cc 727 bw_ext_csd[EXT_CSD_HC_ERASE_GRP_SIZE]) &&
f39b2dd9 728 (card->ext_csd.raw_sec_trim_mult ==
08ee80cc 729 bw_ext_csd[EXT_CSD_SEC_TRIM_MULT]) &&
f39b2dd9 730 (card->ext_csd.raw_sec_erase_mult ==
08ee80cc 731 bw_ext_csd[EXT_CSD_SEC_ERASE_MULT]) &&
f39b2dd9 732 (card->ext_csd.raw_sec_feature_support ==
08ee80cc 733 bw_ext_csd[EXT_CSD_SEC_FEATURE_SUPPORT]) &&
f39b2dd9 734 (card->ext_csd.raw_trim_mult ==
08ee80cc 735 bw_ext_csd[EXT_CSD_TRIM_MULT]) &&
f39b2dd9
PR
736 (card->ext_csd.raw_sectors[0] ==
737 bw_ext_csd[EXT_CSD_SEC_CNT + 0]) &&
738 (card->ext_csd.raw_sectors[1] ==
739 bw_ext_csd[EXT_CSD_SEC_CNT + 1]) &&
740 (card->ext_csd.raw_sectors[2] ==
741 bw_ext_csd[EXT_CSD_SEC_CNT + 2]) &&
742 (card->ext_csd.raw_sectors[3] ==
60443712
FS
743 bw_ext_csd[EXT_CSD_SEC_CNT + 3]) &&
744 (card->ext_csd.raw_pwr_cl_52_195 ==
745 bw_ext_csd[EXT_CSD_PWR_CL_52_195]) &&
746 (card->ext_csd.raw_pwr_cl_26_195 ==
747 bw_ext_csd[EXT_CSD_PWR_CL_26_195]) &&
748 (card->ext_csd.raw_pwr_cl_52_360 ==
749 bw_ext_csd[EXT_CSD_PWR_CL_52_360]) &&
750 (card->ext_csd.raw_pwr_cl_26_360 ==
751 bw_ext_csd[EXT_CSD_PWR_CL_26_360]) &&
752 (card->ext_csd.raw_pwr_cl_200_195 ==
753 bw_ext_csd[EXT_CSD_PWR_CL_200_195]) &&
754 (card->ext_csd.raw_pwr_cl_200_360 ==
755 bw_ext_csd[EXT_CSD_PWR_CL_200_360]) &&
756 (card->ext_csd.raw_pwr_cl_ddr_52_195 ==
757 bw_ext_csd[EXT_CSD_PWR_CL_DDR_52_195]) &&
758 (card->ext_csd.raw_pwr_cl_ddr_52_360 ==
0a5b6438
SJ
759 bw_ext_csd[EXT_CSD_PWR_CL_DDR_52_360]) &&
760 (card->ext_csd.raw_pwr_cl_ddr_200_360 ==
761 bw_ext_csd[EXT_CSD_PWR_CL_DDR_200_360]));
762
08ee80cc
PR
763 if (err)
764 err = -EINVAL;
765
00b41b58 766 kfree(bw_ext_csd);
7ea239d9
PO
767 return err;
768}
769
51ec92e2
PO
770MMC_DEV_ATTR(cid, "%08x%08x%08x%08x\n", card->raw_cid[0], card->raw_cid[1],
771 card->raw_cid[2], card->raw_cid[3]);
772MMC_DEV_ATTR(csd, "%08x%08x%08x%08x\n", card->raw_csd[0], card->raw_csd[1],
773 card->raw_csd[2], card->raw_csd[3]);
774MMC_DEV_ATTR(date, "%02d/%04d\n", card->cid.month, card->cid.year);
dfe86cba
AH
775MMC_DEV_ATTR(erase_size, "%u\n", card->erase_size << 9);
776MMC_DEV_ATTR(preferred_erase_size, "%u\n", card->pref_erase << 9);
0f762426 777MMC_DEV_ATTR(ffu_capable, "%d\n", card->ext_csd.ffu_capable);
51ec92e2
PO
778MMC_DEV_ATTR(hwrev, "0x%x\n", card->cid.hwrev);
779MMC_DEV_ATTR(manfid, "0x%06x\n", card->cid.manfid);
780MMC_DEV_ATTR(name, "%s\n", card->cid.prod_name);
781MMC_DEV_ATTR(oemid, "0x%04x\n", card->cid.oemid);
51e7e8b6 782MMC_DEV_ATTR(prv, "0x%x\n", card->cid.prv);
04fa0540 783MMC_DEV_ATTR(rev, "0x%x\n", card->ext_csd.rev);
80a780a1 784MMC_DEV_ATTR(pre_eol_info, "0x%02x\n", card->ext_csd.pre_eol_info);
46bc5c40
JL
785MMC_DEV_ATTR(life_time, "0x%02x 0x%02x\n",
786 card->ext_csd.device_life_time_est_typ_a,
787 card->ext_csd.device_life_time_est_typ_b);
51ec92e2 788MMC_DEV_ATTR(serial, "0x%08x\n", card->cid.serial);
709de99d
CD
789MMC_DEV_ATTR(enhanced_area_offset, "%llu\n",
790 card->ext_csd.enhanced_area_offset);
791MMC_DEV_ATTR(enhanced_area_size, "%u\n", card->ext_csd.enhanced_area_size);
188cc042
LP
792MMC_DEV_ATTR(raw_rpmb_size_mult, "%#x\n", card->ext_csd.raw_rpmb_size_mult);
793MMC_DEV_ATTR(rel_sectors, "%#x\n", card->ext_csd.rel_sectors);
c892b0d8 794MMC_DEV_ATTR(ocr, "0x%08x\n", card->ocr);
974e85e9 795MMC_DEV_ATTR(rca, "0x%04x\n", card->rca);
b658af71 796MMC_DEV_ATTR(cmdq_en, "%d\n", card->ext_csd.cmdq_en);
51ec92e2 797
0f762426
GG
798static ssize_t mmc_fwrev_show(struct device *dev,
799 struct device_attribute *attr,
800 char *buf)
801{
802 struct mmc_card *card = mmc_dev_to_card(dev);
803
804 if (card->ext_csd.rev < 7) {
805 return sprintf(buf, "0x%x\n", card->cid.fwrev);
806 } else {
807 return sprintf(buf, "0x%*phN\n", MMC_FIRMWARE_LEN,
808 card->ext_csd.fwrev);
809 }
810}
811
812static DEVICE_ATTR(fwrev, S_IRUGO, mmc_fwrev_show, NULL);
813
6825a606
BP
814static ssize_t mmc_dsr_show(struct device *dev,
815 struct device_attribute *attr,
816 char *buf)
817{
818 struct mmc_card *card = mmc_dev_to_card(dev);
819 struct mmc_host *host = card->host;
820
821 if (card->csd.dsr_imp && host->dsr_req)
822 return sprintf(buf, "0x%x\n", host->dsr);
823 else
824 /* return default DSR value */
825 return sprintf(buf, "0x%x\n", 0x404);
826}
827
828static DEVICE_ATTR(dsr, S_IRUGO, mmc_dsr_show, NULL);
829
51ec92e2
PO
830static struct attribute *mmc_std_attrs[] = {
831 &dev_attr_cid.attr,
832 &dev_attr_csd.attr,
833 &dev_attr_date.attr,
dfe86cba
AH
834 &dev_attr_erase_size.attr,
835 &dev_attr_preferred_erase_size.attr,
51ec92e2 836 &dev_attr_fwrev.attr,
0f762426 837 &dev_attr_ffu_capable.attr,
51ec92e2
PO
838 &dev_attr_hwrev.attr,
839 &dev_attr_manfid.attr,
840 &dev_attr_name.attr,
841 &dev_attr_oemid.attr,
51e7e8b6 842 &dev_attr_prv.attr,
04fa0540 843 &dev_attr_rev.attr,
46bc5c40
JL
844 &dev_attr_pre_eol_info.attr,
845 &dev_attr_life_time.attr,
51ec92e2 846 &dev_attr_serial.attr,
709de99d
CD
847 &dev_attr_enhanced_area_offset.attr,
848 &dev_attr_enhanced_area_size.attr,
188cc042
LP
849 &dev_attr_raw_rpmb_size_mult.attr,
850 &dev_attr_rel_sectors.attr,
5fb06af7 851 &dev_attr_ocr.attr,
974e85e9 852 &dev_attr_rca.attr,
6825a606 853 &dev_attr_dsr.attr,
b658af71 854 &dev_attr_cmdq_en.attr,
51ec92e2
PO
855 NULL,
856};
d1e58212 857ATTRIBUTE_GROUPS(mmc_std);
51ec92e2
PO
858
859static struct device_type mmc_type = {
d1e58212 860 .groups = mmc_std_groups,
51ec92e2
PO
861};
862
b87d8dbf
G
863/*
864 * Select the PowerClass for the current bus width
865 * If power class is defined for 4/8 bit bus in the
866 * extended CSD register, select it by executing the
867 * mmc_switch command.
868 */
2385049d
SJ
869static int __mmc_select_powerclass(struct mmc_card *card,
870 unsigned int bus_width)
b87d8dbf 871{
2385049d
SJ
872 struct mmc_host *host = card->host;
873 struct mmc_ext_csd *ext_csd = &card->ext_csd;
60443712 874 unsigned int pwrclass_val = 0;
2385049d 875 int err = 0;
b87d8dbf 876
b87d8dbf
G
877 switch (1 << host->ios.vdd) {
878 case MMC_VDD_165_195:
2385049d
SJ
879 if (host->ios.clock <= MMC_HIGH_26_MAX_DTR)
880 pwrclass_val = ext_csd->raw_pwr_cl_26_195;
881 else if (host->ios.clock <= MMC_HIGH_52_MAX_DTR)
60443712 882 pwrclass_val = (bus_width <= EXT_CSD_BUS_WIDTH_8) ?
2385049d
SJ
883 ext_csd->raw_pwr_cl_52_195 :
884 ext_csd->raw_pwr_cl_ddr_52_195;
885 else if (host->ios.clock <= MMC_HS200_MAX_DTR)
886 pwrclass_val = ext_csd->raw_pwr_cl_200_195;
b87d8dbf 887 break;
93fc5a47
SJ
888 case MMC_VDD_27_28:
889 case MMC_VDD_28_29:
890 case MMC_VDD_29_30:
891 case MMC_VDD_30_31:
892 case MMC_VDD_31_32:
b87d8dbf
G
893 case MMC_VDD_32_33:
894 case MMC_VDD_33_34:
895 case MMC_VDD_34_35:
896 case MMC_VDD_35_36:
2385049d
SJ
897 if (host->ios.clock <= MMC_HIGH_26_MAX_DTR)
898 pwrclass_val = ext_csd->raw_pwr_cl_26_360;
899 else if (host->ios.clock <= MMC_HIGH_52_MAX_DTR)
60443712 900 pwrclass_val = (bus_width <= EXT_CSD_BUS_WIDTH_8) ?
2385049d
SJ
901 ext_csd->raw_pwr_cl_52_360 :
902 ext_csd->raw_pwr_cl_ddr_52_360;
903 else if (host->ios.clock <= MMC_HS200_MAX_DTR)
0a5b6438
SJ
904 pwrclass_val = (bus_width == EXT_CSD_DDR_BUS_WIDTH_8) ?
905 ext_csd->raw_pwr_cl_ddr_200_360 :
906 ext_csd->raw_pwr_cl_200_360;
b87d8dbf
G
907 break;
908 default:
6606110d
JP
909 pr_warn("%s: Voltage range not supported for power class\n",
910 mmc_hostname(host));
b87d8dbf
G
911 return -EINVAL;
912 }
913
b87d8dbf
G
914 if (bus_width & (EXT_CSD_BUS_WIDTH_8 | EXT_CSD_DDR_BUS_WIDTH_8))
915 pwrclass_val = (pwrclass_val & EXT_CSD_PWR_CL_8BIT_MASK) >>
916 EXT_CSD_PWR_CL_8BIT_SHIFT;
917 else
918 pwrclass_val = (pwrclass_val & EXT_CSD_PWR_CL_4BIT_MASK) >>
919 EXT_CSD_PWR_CL_4BIT_SHIFT;
920
921 /* If the power class is different from the default value */
922 if (pwrclass_val > 0) {
923 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
924 EXT_CSD_POWER_CLASS,
925 pwrclass_val,
71fe3eb0 926 card->ext_csd.generic_cmd6_time);
b87d8dbf
G
927 }
928
929 return err;
930}
931
2385049d
SJ
932static int mmc_select_powerclass(struct mmc_card *card)
933{
934 struct mmc_host *host = card->host;
935 u32 bus_width, ext_csd_bits;
936 int err, ddr;
937
938 /* Power class selection is supported for versions >= 4.0 */
148bcab2 939 if (!mmc_can_ext_csd(card))
2385049d
SJ
940 return 0;
941
942 bus_width = host->ios.bus_width;
943 /* Power class values are defined only for 4/8 bit bus */
944 if (bus_width == MMC_BUS_WIDTH_1)
945 return 0;
946
947 ddr = card->mmc_avail_type & EXT_CSD_CARD_TYPE_DDR_52;
948 if (ddr)
949 ext_csd_bits = (bus_width == MMC_BUS_WIDTH_8) ?
950 EXT_CSD_DDR_BUS_WIDTH_8 : EXT_CSD_DDR_BUS_WIDTH_4;
951 else
952 ext_csd_bits = (bus_width == MMC_BUS_WIDTH_8) ?
953 EXT_CSD_BUS_WIDTH_8 : EXT_CSD_BUS_WIDTH_4;
954
955 err = __mmc_select_powerclass(card, ext_csd_bits);
956 if (err)
957 pr_warn("%s: power class selection to bus width %d ddr %d failed\n",
958 mmc_hostname(host), 1 << bus_width, ddr);
959
960 return err;
961}
962
a4924c71 963/*
577fb131 964 * Set the bus speed for the selected speed mode.
a4924c71 965 */
577fb131
SJ
966static void mmc_set_bus_speed(struct mmc_card *card)
967{
968 unsigned int max_dtr = (unsigned int)-1;
969
0a5b6438
SJ
970 if ((mmc_card_hs200(card) || mmc_card_hs400(card)) &&
971 max_dtr > card->ext_csd.hs200_max_dtr)
577fb131
SJ
972 max_dtr = card->ext_csd.hs200_max_dtr;
973 else if (mmc_card_hs(card) && max_dtr > card->ext_csd.hs_max_dtr)
974 max_dtr = card->ext_csd.hs_max_dtr;
975 else if (max_dtr > card->csd.max_dtr)
976 max_dtr = card->csd.max_dtr;
977
978 mmc_set_clock(card->host, max_dtr);
979}
980
981/*
982 * Select the bus width amoung 4-bit and 8-bit(SDR).
983 * If the bus width is changed successfully, return the selected width value.
984 * Zero is returned instead of error value if the wide width is not supported.
985 */
986static int mmc_select_bus_width(struct mmc_card *card)
a4924c71 987{
a4924c71 988 static unsigned ext_csd_bits[] = {
a4924c71 989 EXT_CSD_BUS_WIDTH_8,
577fb131 990 EXT_CSD_BUS_WIDTH_4,
a4924c71
G
991 };
992 static unsigned bus_widths[] = {
a4924c71 993 MMC_BUS_WIDTH_8,
577fb131 994 MMC_BUS_WIDTH_4,
a4924c71 995 };
577fb131
SJ
996 struct mmc_host *host = card->host;
997 unsigned idx, bus_width = 0;
998 int err = 0;
a4924c71 999
1c2d26e3 1000 if (!mmc_can_ext_csd(card) ||
577fb131
SJ
1001 !(host->caps & (MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA)))
1002 return 0;
a4924c71 1003
577fb131 1004 idx = (host->caps & MMC_CAP_8_BIT_DATA) ? 0 : 1;
a4924c71
G
1005
1006 /*
1007 * Unlike SD, MMC cards dont have a configuration register to notify
1008 * supported bus width. So bus test command should be run to identify
1009 * the supported bus width or compare the ext csd values of current
1010 * bus width and ext csd values of 1 bit mode read earlier.
1011 */
577fb131 1012 for (; idx < ARRAY_SIZE(bus_widths); idx++) {
a4924c71
G
1013 /*
1014 * Host is capable of 8bit transfer, then switch
1015 * the device to work in 8bit transfer mode. If the
1016 * mmc switch command returns error then switch to
1017 * 4bit transfer mode. On success set the corresponding
1018 * bus width on the host.
1019 */
1020 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1021 EXT_CSD_BUS_WIDTH,
1022 ext_csd_bits[idx],
1023 card->ext_csd.generic_cmd6_time);
1024 if (err)
1025 continue;
1026
577fb131
SJ
1027 bus_width = bus_widths[idx];
1028 mmc_set_bus_width(host, bus_width);
a4924c71 1029
577fb131
SJ
1030 /*
1031 * If controller can't handle bus width test,
1032 * compare ext_csd previously read in 1 bit mode
1033 * against ext_csd at new bus width
1034 */
a4924c71 1035 if (!(host->caps & MMC_CAP_BUS_WIDTH_TEST))
577fb131 1036 err = mmc_compare_ext_csds(card, bus_width);
a4924c71 1037 else
577fb131
SJ
1038 err = mmc_bus_test(card, bus_width);
1039
1040 if (!err) {
1041 err = bus_width;
a4924c71 1042 break;
577fb131
SJ
1043 } else {
1044 pr_warn("%s: switch to bus width %d failed\n",
ed9feec7 1045 mmc_hostname(host), 1 << bus_width);
577fb131 1046 }
a4924c71
G
1047 }
1048
577fb131
SJ
1049 return err;
1050}
1051
1052/*
1053 * Switch to the high-speed mode
1054 */
1055static int mmc_select_hs(struct mmc_card *card)
1056{
1057 int err;
1058
1059 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1060 EXT_CSD_HS_TIMING, EXT_CSD_TIMING_HS,
53e60650
UH
1061 card->ext_csd.generic_cmd6_time, MMC_TIMING_MMC_HS,
1062 true, true, true);
67d35960
JL
1063 if (err)
1064 pr_warn("%s: switch to high-speed failed, err:%d\n",
1065 mmc_hostname(card->host), err);
1066
577fb131
SJ
1067 return err;
1068}
1069
1070/*
1071 * Activate wide bus and DDR if supported.
1072 */
1073static int mmc_select_hs_ddr(struct mmc_card *card)
1074{
1075 struct mmc_host *host = card->host;
1076 u32 bus_width, ext_csd_bits;
1077 int err = 0;
1078
1079 if (!(card->mmc_avail_type & EXT_CSD_CARD_TYPE_DDR_52))
1080 return 0;
1081
1082 bus_width = host->ios.bus_width;
1083 if (bus_width == MMC_BUS_WIDTH_1)
1084 return 0;
1085
1086 ext_csd_bits = (bus_width == MMC_BUS_WIDTH_8) ?
1087 EXT_CSD_DDR_BUS_WIDTH_8 : EXT_CSD_DDR_BUS_WIDTH_4;
1088
e173f891
UH
1089 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1090 EXT_CSD_BUS_WIDTH,
1091 ext_csd_bits,
1092 card->ext_csd.generic_cmd6_time,
1093 MMC_TIMING_MMC_DDR52,
1094 true, true, true);
577fb131 1095 if (err) {
4b75bffc 1096 pr_err("%s: switch to bus width %d ddr failed\n",
577fb131
SJ
1097 mmc_hostname(host), 1 << bus_width);
1098 return err;
1099 }
1100
1101 /*
1102 * eMMC cards can support 3.3V to 1.2V i/o (vccq)
1103 * signaling.
1104 *
1105 * EXT_CSD_CARD_TYPE_DDR_1_8V means 3.3V or 1.8V vccq.
1106 *
1107 * 1.8V vccq at 3.3V core voltage (vcc) is not required
1108 * in the JEDEC spec for DDR.
1109 *
312449ef
CD
1110 * Even (e)MMC card can support 3.3v to 1.2v vccq, but not all
1111 * host controller can support this, like some of the SDHCI
1112 * controller which connect to an eMMC device. Some of these
1113 * host controller still needs to use 1.8v vccq for supporting
1114 * DDR mode.
1115 *
1116 * So the sequence will be:
1117 * if (host and device can both support 1.2v IO)
1118 * use 1.2v IO;
1119 * else if (host and device can both support 1.8v IO)
1120 * use 1.8v IO;
1121 * so if host and device can only support 3.3v IO, this is the
1122 * last choice.
577fb131
SJ
1123 *
1124 * WARNING: eMMC rules are NOT the same as SD DDR
1125 */
20f921bb 1126 if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_DDR_1_2V) {
4e74b6b3 1127 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_120);
20f921bb
UH
1128 if (!err)
1129 return 0;
1130 }
577fb131 1131
20f921bb
UH
1132 if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_DDR_1_8V &&
1133 host->caps & MMC_CAP_1_8V_DDR)
4e74b6b3 1134 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_180);
312449ef
CD
1135
1136 /* make sure vccq is 3.3v after switching disaster */
1137 if (err)
4e74b6b3 1138 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_330);
312449ef 1139
577fb131
SJ
1140 return err;
1141}
1142
0a5b6438
SJ
1143static int mmc_select_hs400(struct mmc_card *card)
1144{
1145 struct mmc_host *host = card->host;
51b12f77 1146 unsigned int max_dtr;
0a5b6438 1147 int err = 0;
cc4f414c 1148 u8 val;
0a5b6438
SJ
1149
1150 /*
1151 * HS400 mode requires 8-bit bus width
1152 */
1153 if (!(card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS400 &&
1154 host->ios.bus_width == MMC_BUS_WIDTH_8))
1155 return 0;
1156
51b12f77 1157 /* Switch card to HS mode */
adb24d42 1158 val = EXT_CSD_TIMING_HS;
0a5b6438 1159 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
cc4f414c 1160 EXT_CSD_HS_TIMING, val,
aa33ce3c 1161 card->ext_csd.generic_cmd6_time, 0,
08573eaf 1162 true, false, true);
0a5b6438 1163 if (err) {
4b75bffc 1164 pr_err("%s: switch to high-speed from hs200 failed, err:%d\n",
0a5b6438
SJ
1165 mmc_hostname(host), err);
1166 return err;
1167 }
1168
51b12f77
AH
1169 /* Set host controller to HS timing */
1170 mmc_set_timing(card->host, MMC_TIMING_MMC_HS);
1171
ba6c7ac3
SH
1172 /* Prepare host to downgrade to HS timing */
1173 if (host->ops->hs400_downgrade)
1174 host->ops->hs400_downgrade(host);
1175
649c6059
ZX
1176 /* Reduce frequency to HS frequency */
1177 max_dtr = card->ext_csd.hs_max_dtr;
1178 mmc_set_clock(host, max_dtr);
1179
08573eaf
CJ
1180 err = mmc_switch_status(card);
1181 if (err)
1182 goto out_err;
d2302933
AH
1183
1184 /* Switch card to DDR */
0a5b6438
SJ
1185 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1186 EXT_CSD_BUS_WIDTH,
1187 EXT_CSD_DDR_BUS_WIDTH_8,
1188 card->ext_csd.generic_cmd6_time);
1189 if (err) {
4b75bffc 1190 pr_err("%s: switch to bus width for hs400 failed, err:%d\n",
0a5b6438
SJ
1191 mmc_hostname(host), err);
1192 return err;
1193 }
1194
d2302933 1195 /* Switch card to HS400 */
cc4f414c
AH
1196 val = EXT_CSD_TIMING_HS400 |
1197 card->drive_strength << EXT_CSD_DRV_STR_SHIFT;
0a5b6438 1198 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
cc4f414c 1199 EXT_CSD_HS_TIMING, val,
aa33ce3c 1200 card->ext_csd.generic_cmd6_time, 0,
08573eaf 1201 true, false, true);
0a5b6438 1202 if (err) {
4b75bffc 1203 pr_err("%s: switch to hs400 failed, err:%d\n",
0a5b6438
SJ
1204 mmc_hostname(host), err);
1205 return err;
1206 }
1207
d2302933 1208 /* Set host controller to HS400 timing and frequency */
0a5b6438
SJ
1209 mmc_set_timing(host, MMC_TIMING_MMC_HS400);
1210 mmc_set_bus_speed(card);
1211
08573eaf
CJ
1212 err = mmc_switch_status(card);
1213 if (err)
1214 goto out_err;
d2302933 1215
ba6c7ac3
SH
1216 if (host->ops->hs400_complete)
1217 host->ops->hs400_complete(host);
1218
0a5b6438 1219 return 0;
d2302933
AH
1220
1221out_err:
1222 pr_err("%s: %s failed, error %d\n", mmc_hostname(card->host),
1223 __func__, err);
1224 return err;
0a5b6438
SJ
1225}
1226
6376f69d
AH
1227int mmc_hs200_to_hs400(struct mmc_card *card)
1228{
1229 return mmc_select_hs400(card);
1230}
1231
6376f69d
AH
1232int mmc_hs400_to_hs200(struct mmc_card *card)
1233{
1234 struct mmc_host *host = card->host;
6376f69d
AH
1235 unsigned int max_dtr;
1236 int err;
cc4f414c 1237 u8 val;
6376f69d 1238
6376f69d
AH
1239 /* Reduce frequency to HS */
1240 max_dtr = card->ext_csd.hs_max_dtr;
1241 mmc_set_clock(host, max_dtr);
1242
1243 /* Switch HS400 to HS DDR */
adb24d42 1244 val = EXT_CSD_TIMING_HS;
6376f69d 1245 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL, EXT_CSD_HS_TIMING,
aa33ce3c 1246 val, card->ext_csd.generic_cmd6_time, 0,
08573eaf 1247 true, false, true);
6376f69d
AH
1248 if (err)
1249 goto out_err;
1250
1251 mmc_set_timing(host, MMC_TIMING_MMC_DDR52);
1252
08573eaf
CJ
1253 err = mmc_switch_status(card);
1254 if (err)
1255 goto out_err;
6376f69d
AH
1256
1257 /* Switch HS DDR to HS */
1258 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL, EXT_CSD_BUS_WIDTH,
1259 EXT_CSD_BUS_WIDTH_8, card->ext_csd.generic_cmd6_time,
aa33ce3c 1260 0, true, false, true);
6376f69d
AH
1261 if (err)
1262 goto out_err;
1263
1264 mmc_set_timing(host, MMC_TIMING_MMC_HS);
1265
ba6c7ac3
SH
1266 if (host->ops->hs400_downgrade)
1267 host->ops->hs400_downgrade(host);
1268
08573eaf
CJ
1269 err = mmc_switch_status(card);
1270 if (err)
1271 goto out_err;
6376f69d
AH
1272
1273 /* Switch HS to HS200 */
cc4f414c
AH
1274 val = EXT_CSD_TIMING_HS200 |
1275 card->drive_strength << EXT_CSD_DRV_STR_SHIFT;
6376f69d 1276 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL, EXT_CSD_HS_TIMING,
aa33ce3c 1277 val, card->ext_csd.generic_cmd6_time, 0,
08573eaf 1278 true, false, true);
6376f69d
AH
1279 if (err)
1280 goto out_err;
1281
1282 mmc_set_timing(host, MMC_TIMING_MMC_HS200);
1283
ef3d2322
AH
1284 /*
1285 * For HS200, CRC errors are not a reliable way to know the switch
1286 * failed. If there really is a problem, we would expect tuning will
1287 * fail and the result ends up the same.
1288 */
1289 err = __mmc_switch_status(card, false);
08573eaf
CJ
1290 if (err)
1291 goto out_err;
6376f69d
AH
1292
1293 mmc_set_bus_speed(card);
1294
c8a4e30d
UH
1295 /* Prepare tuning for HS400 mode. */
1296 if (host->ops->prepare_hs400_tuning)
1297 host->ops->prepare_hs400_tuning(host, &host->ios);
1298
6376f69d
AH
1299 return 0;
1300
1301out_err:
1302 pr_err("%s: %s failed, error %d\n", mmc_hostname(card->host),
1303 __func__, err);
1304 return err;
1305}
1306
fb458864
CM
1307static void mmc_select_driver_type(struct mmc_card *card)
1308{
be17f1ce 1309 int card_drv_type, drive_strength, drv_type = 0;
6186d06c 1310 int fixed_drv_type = card->host->fixed_drv_type;
fb458864
CM
1311
1312 card_drv_type = card->ext_csd.raw_driver_strength |
1313 mmc_driver_type_mask(0);
1314
6186d06c
WS
1315 if (fixed_drv_type >= 0)
1316 drive_strength = card_drv_type & mmc_driver_type_mask(fixed_drv_type)
1317 ? fixed_drv_type : 0;
1318 else
1319 drive_strength = mmc_select_drive_strength(card,
1320 card->ext_csd.hs200_max_dtr,
1321 card_drv_type, &drv_type);
fb458864
CM
1322
1323 card->drive_strength = drive_strength;
1324
1325 if (drv_type)
1326 mmc_set_driver_type(card->host, drv_type);
1327}
1328
81ac2af6
SL
1329static int mmc_select_hs400es(struct mmc_card *card)
1330{
1331 struct mmc_host *host = card->host;
92ddd959 1332 int err = -EINVAL;
81ac2af6
SL
1333 u8 val;
1334
1335 if (!(host->caps & MMC_CAP_8_BIT_DATA)) {
1336 err = -ENOTSUPP;
1337 goto out_err;
1338 }
1339
1720d354 1340 if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS400_1_2V)
4e74b6b3 1341 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_120);
1720d354
SL
1342
1343 if (err && card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS400_1_8V)
4e74b6b3 1344 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_180);
1720d354
SL
1345
1346 /* If fails try again during next card power cycle */
1347 if (err)
1348 goto out_err;
1349
81ac2af6 1350 err = mmc_select_bus_width(card);
7f38abf2
HF
1351 if (err != MMC_BUS_WIDTH_8) {
1352 pr_err("%s: switch to 8bit bus width failed, err:%d\n",
1353 mmc_hostname(host), err);
1354 err = err < 0 ? err : -ENOTSUPP;
81ac2af6 1355 goto out_err;
7f38abf2 1356 }
81ac2af6
SL
1357
1358 /* Switch card to HS mode */
53e60650
UH
1359 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1360 EXT_CSD_HS_TIMING, EXT_CSD_TIMING_HS,
1361 card->ext_csd.generic_cmd6_time, 0,
1362 true, false, true);
1363 if (err) {
1364 pr_err("%s: switch to hs for hs400es failed, err:%d\n",
1365 mmc_hostname(host), err);
81ac2af6 1366 goto out_err;
53e60650 1367 }
81ac2af6 1368
53e60650 1369 mmc_set_timing(host, MMC_TIMING_MMC_HS);
81ac2af6
SL
1370 err = mmc_switch_status(card);
1371 if (err)
1372 goto out_err;
1373
53e60650
UH
1374 mmc_set_clock(host, card->ext_csd.hs_max_dtr);
1375
81ac2af6
SL
1376 /* Switch card to DDR with strobe bit */
1377 val = EXT_CSD_DDR_BUS_WIDTH_8 | EXT_CSD_BUS_WIDTH_STROBE;
1378 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1379 EXT_CSD_BUS_WIDTH,
1380 val,
1381 card->ext_csd.generic_cmd6_time);
1382 if (err) {
1383 pr_err("%s: switch to bus width for hs400es failed, err:%d\n",
1384 mmc_hostname(host), err);
1385 goto out_err;
1386 }
1387
fb458864
CM
1388 mmc_select_driver_type(card);
1389
81ac2af6
SL
1390 /* Switch card to HS400 */
1391 val = EXT_CSD_TIMING_HS400 |
1392 card->drive_strength << EXT_CSD_DRV_STR_SHIFT;
1393 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1394 EXT_CSD_HS_TIMING, val,
aa33ce3c 1395 card->ext_csd.generic_cmd6_time, 0,
81ac2af6
SL
1396 true, false, true);
1397 if (err) {
1398 pr_err("%s: switch to hs400es failed, err:%d\n",
1399 mmc_hostname(host), err);
1400 goto out_err;
1401 }
1402
1403 /* Set host controller to HS400 timing and frequency */
1404 mmc_set_timing(host, MMC_TIMING_MMC_HS400);
1405
1406 /* Controller enable enhanced strobe function */
1407 host->ios.enhanced_strobe = true;
1408 if (host->ops->hs400_enhanced_strobe)
1409 host->ops->hs400_enhanced_strobe(host, &host->ios);
1410
1411 err = mmc_switch_status(card);
1412 if (err)
1413 goto out_err;
1414
1415 return 0;
1416
1417out_err:
1418 pr_err("%s: %s failed, error %d\n", mmc_hostname(card->host),
1419 __func__, err);
1420 return err;
1421}
1422
577fb131
SJ
1423/*
1424 * For device supporting HS200 mode, the following sequence
1425 * should be done before executing the tuning process.
1426 * 1. set the desired bus width(4-bit or 8-bit, 1-bit is not supported)
1427 * 2. switch to HS200 mode
1428 * 3. set the clock to > 52Mhz and <=200MHz
1429 */
1430static int mmc_select_hs200(struct mmc_card *card)
1431{
1432 struct mmc_host *host = card->host;
e51534c8 1433 unsigned int old_timing, old_signal_voltage;
577fb131 1434 int err = -EINVAL;
cc4f414c 1435 u8 val;
577fb131 1436
e51534c8 1437 old_signal_voltage = host->ios.signal_voltage;
577fb131 1438 if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS200_1_2V)
4e74b6b3 1439 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_120);
577fb131
SJ
1440
1441 if (err && card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS200_1_8V)
4e74b6b3 1442 err = mmc_set_signal_voltage(host, MMC_SIGNAL_VOLTAGE_180);
577fb131
SJ
1443
1444 /* If fails try again during next card power cycle */
1445 if (err)
e51534c8 1446 return err;
577fb131 1447
cc4f414c
AH
1448 mmc_select_driver_type(card);
1449
577fb131
SJ
1450 /*
1451 * Set the bus width(4 or 8) with host's support and
1452 * switch to HS200 mode if bus width is set successfully.
1453 */
1454 err = mmc_select_bus_width(card);
8b7be8f2 1455 if (err > 0) {
cc4f414c
AH
1456 val = EXT_CSD_TIMING_HS200 |
1457 card->drive_strength << EXT_CSD_DRV_STR_SHIFT;
4509f847 1458 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
cc4f414c 1459 EXT_CSD_HS_TIMING, val,
aa33ce3c 1460 card->ext_csd.generic_cmd6_time, 0,
08573eaf 1461 true, false, true);
1815e61b
AH
1462 if (err)
1463 goto err;
1464 old_timing = host->ios.timing;
1465 mmc_set_timing(host, MMC_TIMING_MMC_HS200);
08573eaf 1466
ef3d2322
AH
1467 /*
1468 * For HS200, CRC errors are not a reliable way to know the
1469 * switch failed. If there really is a problem, we would expect
1470 * tuning will fail and the result ends up the same.
1471 */
1472 err = __mmc_switch_status(card, false);
1473
08573eaf
CJ
1474 /*
1475 * mmc_select_timing() assumes timing has not changed if
1476 * it is a switch error.
1477 */
1478 if (err == -EBADMSG)
1479 mmc_set_timing(host, old_timing);
577fb131 1480 }
a4924c71 1481err:
e51534c8
DA
1482 if (err) {
1483 /* fall back to the old signal voltage, if fails report error */
4e74b6b3 1484 if (mmc_set_signal_voltage(host, old_signal_voltage))
e51534c8
DA
1485 err = -EIO;
1486
1815e61b
AH
1487 pr_err("%s: %s failed, error %d\n", mmc_hostname(card->host),
1488 __func__, err);
e51534c8 1489 }
a4924c71
G
1490 return err;
1491}
1492
577fb131 1493/*
81ac2af6 1494 * Activate High Speed, HS200 or HS400ES mode if supported.
577fb131
SJ
1495 */
1496static int mmc_select_timing(struct mmc_card *card)
1497{
1498 int err = 0;
1499
148bcab2 1500 if (!mmc_can_ext_csd(card))
577fb131
SJ
1501 goto bus_speed;
1502
81ac2af6
SL
1503 if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS400ES)
1504 err = mmc_select_hs400es(card);
1505 else if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS200)
577fb131
SJ
1506 err = mmc_select_hs200(card);
1507 else if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS)
1508 err = mmc_select_hs(card);
1509
1510 if (err && err != -EBADMSG)
1511 return err;
1512
577fb131
SJ
1513bus_speed:
1514 /*
1515 * Set the bus speed to the selected bus timing.
1516 * If timing is not selected, backward compatible is the default.
1517 */
1518 mmc_set_bus_speed(card);
0400ed0a 1519 return 0;
577fb131
SJ
1520}
1521
1522/*
1523 * Execute tuning sequence to seek the proper bus operating
0a5b6438 1524 * conditions for HS200 and HS400, which sends CMD21 to the device.
577fb131
SJ
1525 */
1526static int mmc_hs200_tuning(struct mmc_card *card)
1527{
1528 struct mmc_host *host = card->host;
577fb131 1529
0a5b6438
SJ
1530 /*
1531 * Timing should be adjusted to the HS400 target
1532 * operation frequency for tuning process
1533 */
1534 if (card->mmc_avail_type & EXT_CSD_CARD_TYPE_HS400 &&
1535 host->ios.bus_width == MMC_BUS_WIDTH_8)
1536 if (host->ops->prepare_hs400_tuning)
1537 host->ops->prepare_hs400_tuning(host, &host->ios);
1538
63e415c6 1539 return mmc_execute_tuning(card);
577fb131
SJ
1540}
1541
7ea239d9 1542/*
6abaa0c9
PO
1543 * Handle the detection and initialisation of a card.
1544 *
8769392b 1545 * In the case of a resume, "oldcard" will contain the card
6abaa0c9 1546 * we're trying to reinitialise.
7ea239d9 1547 */
8c75deae 1548static int mmc_init_card(struct mmc_host *host, u32 ocr,
6abaa0c9 1549 struct mmc_card *oldcard)
7ea239d9
PO
1550{
1551 struct mmc_card *card;
577fb131 1552 int err;
7ea239d9 1553 u32 cid[4];
b676f039 1554 u32 rocr;
7ea239d9 1555
d84075c8 1556 WARN_ON(!host->claimed);
7ea239d9 1557
44669034
SNX
1558 /* Set correct bus mode for MMC before attempting init */
1559 if (!mmc_host_is_spi(host))
1560 mmc_set_bus_mode(host, MMC_BUSMODE_OPENDRAIN);
1561
7ea239d9
PO
1562 /*
1563 * Since we're changing the OCR value, we seem to
1564 * need to tell some cards to go back to the idle
1565 * state. We wait 1ms to give cards time to
1566 * respond.
c3805467 1567 * mmc_go_idle is needed for eMMC that are asleep
7ea239d9
PO
1568 */
1569 mmc_go_idle(host);
1570
1571 /* The extra bit indicates that we support high capacity */
b676f039 1572 err = mmc_send_op_cond(host, ocr | (1 << 30), &rocr);
17b0429d 1573 if (err)
6abaa0c9 1574 goto err;
7ea239d9 1575
af517150
DB
1576 /*
1577 * For SPI, enable CRC as appropriate.
1578 */
1579 if (mmc_host_is_spi(host)) {
1580 err = mmc_spi_set_crc(host, use_spi_crc);
1581 if (err)
1582 goto err;
1583 }
1584
7ea239d9
PO
1585 /*
1586 * Fetch CID from card.
1587 */
a1473732 1588 err = mmc_send_cid(host, cid);
17b0429d 1589 if (err)
7ea239d9
PO
1590 goto err;
1591
6abaa0c9 1592 if (oldcard) {
adf66a0d
PO
1593 if (memcmp(cid, oldcard->raw_cid, sizeof(cid)) != 0) {
1594 err = -ENOENT;
6abaa0c9 1595 goto err;
adf66a0d 1596 }
6abaa0c9
PO
1597
1598 card = oldcard;
1599 } else {
1600 /*
1601 * Allocate card structure.
1602 */
51ec92e2 1603 card = mmc_alloc_card(host, &mmc_type);
adf66a0d
PO
1604 if (IS_ERR(card)) {
1605 err = PTR_ERR(card);
6abaa0c9 1606 goto err;
adf66a0d 1607 }
7ea239d9 1608
69041150 1609 card->ocr = ocr;
6abaa0c9
PO
1610 card->type = MMC_TYPE_MMC;
1611 card->rca = 1;
1612 memcpy(card->raw_cid, cid, sizeof(card->raw_cid));
1613 }
7ea239d9 1614
eac86321
DA
1615 /*
1616 * Call the optional HC's init_card function to handle quirks.
1617 */
1618 if (host->ops->init_card)
1619 host->ops->init_card(host, card);
1620
7ea239d9 1621 /*
af517150 1622 * For native busses: set card RCA and quit open drain mode.
7ea239d9 1623 */
af517150
DB
1624 if (!mmc_host_is_spi(host)) {
1625 err = mmc_set_relative_addr(card);
1626 if (err)
1627 goto free_card;
7ea239d9 1628
af517150
DB
1629 mmc_set_bus_mode(host, MMC_BUSMODE_PUSHPULL);
1630 }
7ea239d9 1631
6abaa0c9
PO
1632 if (!oldcard) {
1633 /*
1634 * Fetch CSD from card.
1635 */
1636 err = mmc_send_csd(card, card->raw_csd);
17b0429d 1637 if (err)
6abaa0c9 1638 goto free_card;
7ea239d9 1639
bd766312 1640 err = mmc_decode_csd(card);
adf66a0d 1641 if (err)
bd766312
PO
1642 goto free_card;
1643 err = mmc_decode_cid(card);
adf66a0d 1644 if (err)
bd766312 1645 goto free_card;
6abaa0c9 1646 }
7ea239d9 1647
3d705d14
SH
1648 /*
1649 * handling only for cards supporting DSR and hosts requesting
1650 * DSR configuration
1651 */
1652 if (card->csd.dsr_imp && host->dsr_req)
1653 mmc_set_dsr(host);
1654
7ea239d9 1655 /*
89a73cf5 1656 * Select card, as all following commands rely on that.
7ea239d9 1657 */
af517150
DB
1658 if (!mmc_host_is_spi(host)) {
1659 err = mmc_select_card(card);
1660 if (err)
1661 goto free_card;
1662 }
7ea239d9 1663
6abaa0c9 1664 if (!oldcard) {
076ec38a
UH
1665 /* Read extended CSD. */
1666 err = mmc_read_ext_csd(card);
17b0429d 1667 if (err)
6abaa0c9 1668 goto free_card;
b676f039 1669
87e88659
MY
1670 /*
1671 * If doing byte addressing, check if required to do sector
b676f039
PR
1672 * addressing. Handle the case of <2GB cards needing sector
1673 * addressing. See section 8.1 JEDEC Standard JED84-A441;
1674 * ocr register has bit 30 set for sector addressing.
1675 */
87e88659 1676 if (rocr & BIT(30))
b676f039
PR
1677 mmc_card_set_blockaddr(card);
1678
dfe86cba
AH
1679 /* Erase size depends on CSD and Extended CSD */
1680 mmc_set_erase_size(card);
6abaa0c9 1681 }
7ea239d9 1682
d2a47176
UH
1683 /* Enable ERASE_GRP_DEF. This bit is lost after a reset or power off. */
1684 if (card->ext_csd.rev >= 3) {
709de99d 1685 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
b23cf0bd
SJ
1686 EXT_CSD_ERASE_GROUP_DEF, 1,
1687 card->ext_csd.generic_cmd6_time);
709de99d
CD
1688
1689 if (err && err != -EBADMSG)
1690 goto free_card;
1691
1692 if (err) {
1693 err = 0;
1694 /*
1695 * Just disable enhanced area off & sz
1696 * will try to enable ERASE_GROUP_DEF
1697 * during next time reinit
1698 */
1699 card->ext_csd.enhanced_area_offset = -EINVAL;
1700 card->ext_csd.enhanced_area_size = -EINVAL;
1701 } else {
1702 card->ext_csd.erase_group_def = 1;
1703 /*
1704 * enable ERASE_GRP_DEF successfully.
1705 * This will affect the erase size, so
1706 * here need to reset erase size
1707 */
1708 mmc_set_erase_size(card);
1709 }
1710 }
1711
41e2a489
PR
1712 /*
1713 * Ensure eMMC user default partition is enabled
1714 */
371a689f
AW
1715 if (card->ext_csd.part_config & EXT_CSD_PART_CONFIG_ACC_MASK) {
1716 card->ext_csd.part_config &= ~EXT_CSD_PART_CONFIG_ACC_MASK;
1717 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL, EXT_CSD_PART_CONFIG,
1718 card->ext_csd.part_config,
1719 card->ext_csd.part_time);
1720 if (err && err != -EBADMSG)
1721 goto free_card;
41e2a489
PR
1722 }
1723
bec8726a 1724 /*
43235679 1725 * Enable power_off_notification byte in the ext_csd register
bec8726a 1726 */
43235679 1727 if (card->ext_csd.rev >= 6) {
bec8726a
G
1728 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1729 EXT_CSD_POWER_OFF_NOTIFICATION,
1730 EXT_CSD_POWER_ON,
1731 card->ext_csd.generic_cmd6_time);
1732 if (err && err != -EBADMSG)
1733 goto free_card;
bec8726a 1734
96a85d54
G
1735 /*
1736 * The err can be -EBADMSG or 0,
1737 * so check for success and update the flag
1738 */
1739 if (!err)
e6c08586 1740 card->ext_csd.power_off_notification = EXT_CSD_POWER_ON;
96a85d54 1741 }
bec8726a 1742
89a73cf5 1743 /*
577fb131 1744 * Select timing interface
dfc13e84 1745 */
577fb131
SJ
1746 err = mmc_select_timing(card);
1747 if (err)
1748 goto free_card;
dfc13e84 1749
a4924c71 1750 if (mmc_card_hs200(card)) {
577fb131
SJ
1751 err = mmc_hs200_tuning(card);
1752 if (err)
4b75bffc 1753 goto free_card;
0a5b6438
SJ
1754
1755 err = mmc_select_hs400(card);
1756 if (err)
4b75bffc 1757 goto free_card;
773dc118 1758 } else if (!mmc_card_hs400es(card)) {
577fb131
SJ
1759 /* Select the desired bus width optionally */
1760 err = mmc_select_bus_width(card);
3d4ef329 1761 if (err > 0 && mmc_card_hs(card)) {
577fb131
SJ
1762 err = mmc_select_hs_ddr(card);
1763 if (err)
4b75bffc 1764 goto free_card;
ef0b27d4 1765 }
89a73cf5
PO
1766 }
1767
2385049d
SJ
1768 /*
1769 * Choose the power class with selected bus interface
1770 */
1771 mmc_select_powerclass(card);
1772
52d0974e
SJ
1773 /*
1774 * Enable HPI feature (if supported)
1775 */
1776 if (card->ext_csd.hpi) {
1777 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1778 EXT_CSD_HPI_MGMT, 1,
1779 card->ext_csd.generic_cmd6_time);
1780 if (err && err != -EBADMSG)
1781 goto free_card;
1782 if (err) {
6606110d
JP
1783 pr_warn("%s: Enabling HPI failed\n",
1784 mmc_hostname(card->host));
a0741ba4 1785 card->ext_csd.hpi_en = 0;
52d0974e 1786 err = 0;
a0741ba4 1787 } else {
52d0974e 1788 card->ext_csd.hpi_en = 1;
a0741ba4 1789 }
52d0974e
SJ
1790 }
1791
881d1c25
SJ
1792 /*
1793 * If cache size is higher than 0, this indicates
1794 * the existence of cache and it can be turned on.
1795 */
5320226a
P
1796 if (!mmc_card_broken_hpi(card) &&
1797 card->ext_csd.cache_size > 0) {
881d1c25 1798 err = mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
8bc0678b
SJ
1799 EXT_CSD_CACHE_CTRL, 1,
1800 card->ext_csd.generic_cmd6_time);
881d1c25
SJ
1801 if (err && err != -EBADMSG)
1802 goto free_card;
1803
1804 /*
1805 * Only if no error, cache is turned on successfully.
1806 */
8bc0678b 1807 if (err) {
6606110d
JP
1808 pr_warn("%s: Cache is supported, but failed to turn on (%d)\n",
1809 mmc_hostname(card->host), err);
8bc0678b
SJ
1810 card->ext_csd.cache_ctrl = 0;
1811 err = 0;
1812 } else {
1813 card->ext_csd.cache_ctrl = 1;
1814 }
881d1c25
SJ
1815 }
1816
98d4f780
AH
1817 /*
1818 * Enable Command Queue if supported. Note that Packed Commands cannot
1819 * be used with Command Queue.
1820 */
1821 card->ext_csd.cmdq_en = false;
1822 if (card->ext_csd.cmdq_support && host->caps2 & MMC_CAP2_CQE) {
1823 err = mmc_cmdq_enable(card);
1824 if (err && err != -EBADMSG)
1825 goto free_card;
1826 if (err) {
1827 pr_warn("%s: Enabling CMDQ failed\n",
1828 mmc_hostname(card->host));
1829 card->ext_csd.cmdq_support = false;
1830 card->ext_csd.cmdq_depth = 0;
1831 err = 0;
1832 }
1833 }
9d4579a8
AH
1834 /*
1835 * In some cases (e.g. RPMB or mmc_test), the Command Queue must be
1836 * disabled for a time, so a flag is needed to indicate to re-enable the
1837 * Command Queue.
1838 */
1839 card->reenable_cmdq = card->ext_csd.cmdq_en;
1840
f690f440
AH
1841 if (card->ext_csd.cmdq_en && !host->cqe_enabled) {
1842 err = host->cqe_ops->cqe_enable(host, card);
1843 if (err) {
1844 pr_err("%s: Failed to enable CQE, error %d\n",
1845 mmc_hostname(host), err);
1846 } else {
1847 host->cqe_enabled = true;
1848 pr_info("%s: Command Queue Engine enabled\n",
1849 mmc_hostname(host));
1850 }
1851 }
1852
247cfe53
KR
1853 if (host->caps2 & MMC_CAP2_AVOID_3_3V &&
1854 host->ios.signal_voltage == MMC_SIGNAL_VOLTAGE_330) {
1855 pr_err("%s: Host failed to negotiate down from 3.3V\n",
1856 mmc_hostname(host));
1857 err = -EINVAL;
1858 goto free_card;
1859 }
1860
6abaa0c9
PO
1861 if (!oldcard)
1862 host->card = card;
1863
17b0429d 1864 return 0;
6abaa0c9
PO
1865
1866free_card:
1867 if (!oldcard)
1868 mmc_remove_card(card);
1869err:
adf66a0d 1870 return err;
6abaa0c9
PO
1871}
1872
07a68216
UH
1873static int mmc_can_sleep(struct mmc_card *card)
1874{
1875 return (card && card->ext_csd.rev >= 3);
1876}
1877
1878static int mmc_sleep(struct mmc_host *host)
1879{
c7836d15 1880 struct mmc_command cmd = {};
07a68216 1881 struct mmc_card *card = host->card;
cb962e04 1882 unsigned int timeout_ms = DIV_ROUND_UP(card->ext_csd.sa_timeout, 10000);
07a68216
UH
1883 int err;
1884
436f8daa
AH
1885 /* Re-tuning can't be done once the card is deselected */
1886 mmc_retune_hold(host);
1887
07a68216
UH
1888 err = mmc_deselect_cards(host);
1889 if (err)
436f8daa 1890 goto out_release;
07a68216
UH
1891
1892 cmd.opcode = MMC_SLEEP_AWAKE;
1893 cmd.arg = card->rca << 16;
1894 cmd.arg |= 1 << 15;
1895
cb962e04
UH
1896 /*
1897 * If the max_busy_timeout of the host is specified, validate it against
1898 * the sleep cmd timeout. A failure means we need to prevent the host
1899 * from doing hw busy detection, which is done by converting to a R1
1900 * response instead of a R1B.
1901 */
1902 if (host->max_busy_timeout && (timeout_ms > host->max_busy_timeout)) {
1903 cmd.flags = MMC_RSP_R1 | MMC_CMD_AC;
1904 } else {
1905 cmd.flags = MMC_RSP_R1B | MMC_CMD_AC;
1906 cmd.busy_timeout = timeout_ms;
1907 }
1908
07a68216
UH
1909 err = mmc_wait_for_cmd(host, &cmd, 0);
1910 if (err)
436f8daa 1911 goto out_release;
07a68216
UH
1912
1913 /*
1914 * If the host does not wait while the card signals busy, then we will
1915 * will have to wait the sleep/awake timeout. Note, we cannot use the
1916 * SEND_STATUS command to poll the status because that command (and most
1917 * others) is invalid while the card sleeps.
1918 */
cb962e04
UH
1919 if (!cmd.busy_timeout || !(host->caps & MMC_CAP_WAIT_WHILE_BUSY))
1920 mmc_delay(timeout_ms);
07a68216 1921
436f8daa
AH
1922out_release:
1923 mmc_retune_release(host);
07a68216
UH
1924 return err;
1925}
1926
e6c08586
UH
1927static int mmc_can_poweroff_notify(const struct mmc_card *card)
1928{
1929 return card &&
1930 mmc_card_mmc(card) &&
1931 (card->ext_csd.power_off_notification == EXT_CSD_POWER_ON);
1932}
1933
1934static int mmc_poweroff_notify(struct mmc_card *card, unsigned int notify_type)
1935{
1936 unsigned int timeout = card->ext_csd.generic_cmd6_time;
1937 int err;
1938
1939 /* Use EXT_CSD_POWER_OFF_SHORT as default notification type. */
1940 if (notify_type == EXT_CSD_POWER_OFF_LONG)
1941 timeout = card->ext_csd.power_off_longtime;
1942
878e200b
UH
1943 err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL,
1944 EXT_CSD_POWER_OFF_NOTIFICATION,
aa33ce3c 1945 notify_type, timeout, 0, true, false, false);
e6c08586
UH
1946 if (err)
1947 pr_err("%s: Power Off Notification timed out, %u\n",
1948 mmc_hostname(card->host), timeout);
1949
1950 /* Disable the power off notification after the switch operation. */
1951 card->ext_csd.power_off_notification = EXT_CSD_NO_POWER_NOTIFICATION;
1952
1953 return err;
1954}
1955
6abaa0c9
PO
1956/*
1957 * Host is being removed. Free up the current card.
1958 */
1959static void mmc_remove(struct mmc_host *host)
1960{
6abaa0c9
PO
1961 mmc_remove_card(host->card);
1962 host->card = NULL;
1963}
1964
d3049504
AH
1965/*
1966 * Card detection - card is alive.
1967 */
1968static int mmc_alive(struct mmc_host *host)
1969{
1970 return mmc_send_status(host->card, NULL);
1971}
1972
6abaa0c9
PO
1973/*
1974 * Card detection callback from host.
1975 */
1976static void mmc_detect(struct mmc_host *host)
1977{
1978 int err;
1979
6c0cedd1 1980 mmc_get_card(host->card, NULL);
6abaa0c9
PO
1981
1982 /*
1983 * Just check if our card has been removed.
1984 */
d3049504 1985 err = _mmc_detect_card_removed(host);
6abaa0c9 1986
6c0cedd1 1987 mmc_put_card(host->card, NULL);
6abaa0c9 1988
17b0429d 1989 if (err) {
4101c16a 1990 mmc_remove(host);
6abaa0c9
PO
1991
1992 mmc_claim_host(host);
1993 mmc_detach_bus(host);
7f7e4129 1994 mmc_power_off(host);
6abaa0c9
PO
1995 mmc_release_host(host);
1996 }
1997}
1998
03d071fc 1999static int _mmc_suspend(struct mmc_host *host, bool is_suspend)
6abaa0c9 2000{
c3805467 2001 int err = 0;
03d071fc
UH
2002 unsigned int notify_type = is_suspend ? EXT_CSD_POWER_OFF_SHORT :
2003 EXT_CSD_POWER_OFF_LONG;
c3805467 2004
6abaa0c9 2005 mmc_claim_host(host);
881d926d 2006
9ec775f7
UH
2007 if (mmc_card_suspended(host->card))
2008 goto out;
2009
39b9431b
UH
2010 if (mmc_card_doing_bkops(host->card)) {
2011 err = mmc_stop_bkops(host->card);
2012 if (err)
2013 goto out;
2014 }
2015
10e5d965 2016 err = mmc_flush_cache(host->card);
881d926d
ME
2017 if (err)
2018 goto out;
2019
43235679 2020 if (mmc_can_poweroff_notify(host->card) &&
53275c21 2021 ((host->caps2 & MMC_CAP2_FULL_PWR_CYCLE) || !is_suspend))
03d071fc 2022 err = mmc_poweroff_notify(host->card, notify_type);
07a68216
UH
2023 else if (mmc_can_sleep(host->card))
2024 err = mmc_sleep(host);
e6c08586 2025 else if (!mmc_host_is_spi(host))
85e727ed 2026 err = mmc_deselect_cards(host);
95cdfb72 2027
9ec775f7 2028 if (!err) {
74590263 2029 mmc_power_off(host);
9ec775f7
UH
2030 mmc_card_set_suspended(host->card);
2031 }
881d926d
ME
2032out:
2033 mmc_release_host(host);
c3805467 2034 return err;
6abaa0c9 2035}
7ea239d9 2036
03d071fc 2037/*
0cb403a2 2038 * Suspend callback
03d071fc
UH
2039 */
2040static int mmc_suspend(struct mmc_host *host)
2041{
0cb403a2
UH
2042 int err;
2043
2044 err = _mmc_suspend(host, true);
2045 if (!err) {
2046 pm_runtime_disable(&host->card->dev);
2047 pm_runtime_set_suspended(&host->card->dev);
2048 }
2049
2050 return err;
03d071fc
UH
2051}
2052
6abaa0c9 2053/*
6abaa0c9
PO
2054 * This function tries to determine if the same card is still present
2055 * and, if so, restore all state to it.
2056 */
0cb403a2 2057static int _mmc_resume(struct mmc_host *host)
6abaa0c9 2058{
9ec775f7 2059 int err = 0;
6abaa0c9 2060
6abaa0c9 2061 mmc_claim_host(host);
9ec775f7
UH
2062
2063 if (!mmc_card_suspended(host->card))
2064 goto out;
2065
69041150 2066 mmc_power_up(host, host->card->ocr);
69041150 2067 err = mmc_init_card(host, host->card->ocr, host->card);
9ec775f7 2068 mmc_card_clr_suspended(host->card);
2986d0bf 2069
9ec775f7
UH
2070out:
2071 mmc_release_host(host);
95cdfb72 2072 return err;
6abaa0c9
PO
2073}
2074
9ec775f7
UH
2075/*
2076 * Shutdown callback
2077 */
2078static int mmc_shutdown(struct mmc_host *host)
2079{
2080 int err = 0;
2081
2082 /*
2083 * In a specific case for poweroff notify, we need to resume the card
2084 * before we can shutdown it properly.
2085 */
2086 if (mmc_can_poweroff_notify(host->card) &&
2087 !(host->caps2 & MMC_CAP2_FULL_PWR_CYCLE))
0cb403a2 2088 err = _mmc_resume(host);
9ec775f7
UH
2089
2090 if (!err)
2091 err = _mmc_suspend(host, false);
2092
2093 return err;
2094}
c4d770d7 2095
0cb403a2
UH
2096/*
2097 * Callback for resume.
2098 */
2099static int mmc_resume(struct mmc_host *host)
2100{
0cb403a2 2101 pm_runtime_enable(&host->card->dev);
c29536e8 2102 return 0;
0cb403a2
UH
2103}
2104
c4d770d7
UH
2105/*
2106 * Callback for runtime_suspend.
2107 */
2108static int mmc_runtime_suspend(struct mmc_host *host)
2109{
2110 int err;
2111
2112 if (!(host->caps & MMC_CAP_AGGRESSIVE_PM))
2113 return 0;
2114
0cb403a2 2115 err = _mmc_suspend(host, true);
0cc81a8c 2116 if (err)
f42cf8d6 2117 pr_err("%s: error %d doing aggressive suspend\n",
c4d770d7 2118 mmc_hostname(host), err);
c4d770d7 2119
c4d770d7
UH
2120 return err;
2121}
2122
2123/*
2124 * Callback for runtime_resume.
2125 */
2126static int mmc_runtime_resume(struct mmc_host *host)
2127{
2128 int err;
2129
0cb403a2 2130 err = _mmc_resume(host);
520322d9 2131 if (err && err != -ENOMEDIUM)
c29536e8 2132 pr_err("%s: error %d doing runtime resume\n",
c4d770d7
UH
2133 mmc_hostname(host), err);
2134
c4d770d7
UH
2135 return 0;
2136}
2137
88bed3a6 2138static int mmc_can_reset(struct mmc_card *card)
f855a371
JR
2139{
2140 u8 rst_n_function;
2141
2142 rst_n_function = card->ext_csd.rst_n_function;
2143 if ((rst_n_function & EXT_CSD_RST_N_EN_MASK) != EXT_CSD_RST_N_ENABLED)
2144 return 0;
2145 return 1;
2146}
f855a371 2147
3a3db603 2148static int _mmc_hw_reset(struct mmc_host *host)
f855a371
JR
2149{
2150 struct mmc_card *card = host->card;
f855a371 2151
437db4c6
AH
2152 /*
2153 * In the case of recovery, we can't expect flushing the cache to work
2154 * always, but we have a go and ignore errors.
2155 */
2156 mmc_flush_cache(host->card);
2157
4e6c7178
GG
2158 if ((host->caps & MMC_CAP_HW_RESET) && host->ops->hw_reset &&
2159 mmc_can_reset(card)) {
2160 /* If the card accept RST_n signal, send it. */
2161 mmc_set_clock(host, host->f_init);
2162 host->ops->hw_reset(host);
2163 /* Set initial state and call mmc_set_ios */
2164 mmc_set_initial_state(host);
2165 } else {
2166 /* Do a brute force power cycle */
2167 mmc_power_cycle(host, card->ocr);
52c8212d 2168 mmc_pwrseq_reset(host);
4e6c7178 2169 }
364549dd 2170 return mmc_init_card(host, card->ocr, card);
f855a371
JR
2171}
2172
6abaa0c9
PO
2173static const struct mmc_bus_ops mmc_ops = {
2174 .remove = mmc_remove,
2175 .detect = mmc_detect,
2176 .suspend = mmc_suspend,
2177 .resume = mmc_resume,
c4d770d7
UH
2178 .runtime_suspend = mmc_runtime_suspend,
2179 .runtime_resume = mmc_runtime_resume,
d3049504 2180 .alive = mmc_alive,
486fdbbc 2181 .shutdown = mmc_shutdown,
3a3db603 2182 .hw_reset = _mmc_hw_reset,
6abaa0c9
PO
2183};
2184
2185/*
2186 * Starting point for MMC card init.
2187 */
807e8e40 2188int mmc_attach_mmc(struct mmc_host *host)
6abaa0c9
PO
2189{
2190 int err;
69041150 2191 u32 ocr, rocr;
6abaa0c9 2192
d84075c8 2193 WARN_ON(!host->claimed);
6abaa0c9 2194
44669034
SNX
2195 /* Set correct bus mode for MMC before attempting attach */
2196 if (!mmc_host_is_spi(host))
2197 mmc_set_bus_mode(host, MMC_BUSMODE_OPENDRAIN);
2198
807e8e40
AR
2199 err = mmc_send_op_cond(host, 0, &ocr);
2200 if (err)
2201 return err;
2202
2501c917 2203 mmc_attach_bus(host, &mmc_ops);
8f230f45
TI
2204 if (host->ocr_avail_mmc)
2205 host->ocr_avail = host->ocr_avail_mmc;
6abaa0c9 2206
af517150
DB
2207 /*
2208 * We need to get OCR a different way for SPI.
2209 */
2210 if (mmc_host_is_spi(host)) {
2211 err = mmc_spi_read_ocr(host, 1, &ocr);
2212 if (err)
2213 goto err;
2214 }
2215
69041150 2216 rocr = mmc_select_voltage(host, ocr);
6abaa0c9
PO
2217
2218 /*
2219 * Can we support the voltage of the card?
2220 */
69041150 2221 if (!rocr) {
109b5bed 2222 err = -EINVAL;
6abaa0c9 2223 goto err;
109b5bed 2224 }
6abaa0c9
PO
2225
2226 /*
2227 * Detect and init the card.
2228 */
69041150 2229 err = mmc_init_card(host, rocr, NULL);
17b0429d 2230 if (err)
6abaa0c9
PO
2231 goto err;
2232
2233 mmc_release_host(host);
4101c16a 2234 err = mmc_add_card(host->card);
7ea239d9 2235 if (err)
2986d0bf 2236 goto remove_card;
7ea239d9 2237
2860d060 2238 mmc_claim_host(host);
7ea239d9
PO
2239 return 0;
2240
2986d0bf 2241remove_card:
6abaa0c9 2242 mmc_remove_card(host->card);
2986d0bf 2243 mmc_claim_host(host);
807e8e40 2244 host->card = NULL;
7ea239d9
PO
2245err:
2246 mmc_detach_bus(host);
7ea239d9 2247
a3c76eb9 2248 pr_err("%s: error %d whilst initialising MMC card\n",
109b5bed
PO
2249 mmc_hostname(host), err);
2250
adf66a0d 2251 return err;
7ea239d9 2252}