]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - drivers/net/ethernet/mellanox/mlx5/core/en_main.c
projects / thirdparty / kernel / stable.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'net-sched-summer-cleanup-part-2-ndo_setup_tc'
[thirdparty/kernel/stable.git] / drivers / net / ethernet / mellanox / mlx5 / core / en_main.c
CommitLineData
f62b8bb8 1/*
b3f63c3d 2 * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved.
f62b8bb8
AV		 3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
e8f887ac
AV		 33#include <net/tc_act/tc_gact.h>
34#include <net/pkt_cls.h>
86d722ad 35#include <linux/mlx5/fs.h>
b3f63c3d 36#include <net/vxlan.h>
86994156 37#include <linux/bpf.h>
1d447a39 38#include "eswitch.h"
f62b8bb8 39#include "en.h"
e8f887ac 40#include "en_tc.h"
1d447a39 41#include "en_rep.h"
547eede0 42#include "en_accel/ipsec.h"
899a59d3
IT		 43#include "en_accel/ipsec_rxtx.h"
44#include "accel/ipsec.h"
b3f63c3d 45#include "vxlan.h"
f62b8bb8
AV		 46
47struct mlx5e_rq_param {
cb3c7fd4
GR		 48 u32 rqc[MLX5_ST_SZ_DW(rqc)];
49 struct mlx5_wq_param wq;
f62b8bb8
AV		 50};
51
52struct mlx5e_sq_param {
53 u32 sqc[MLX5_ST_SZ_DW(sqc)];
54 struct mlx5_wq_param wq;
55};
56
57struct mlx5e_cq_param {
58 u32 cqc[MLX5_ST_SZ_DW(cqc)];
59 struct mlx5_wq_param wq;
60 u16 eq_ix;
9908aa29 61 u8 cq_period_mode;
f62b8bb8
AV		 62};
63
64struct mlx5e_channel_param {
65 struct mlx5e_rq_param rq;
66 struct mlx5e_sq_param sq;
b5503b99 67 struct mlx5e_sq_param xdp_sq;
d3c9bc27 68 struct mlx5e_sq_param icosq;
f62b8bb8
AV		 69 struct mlx5e_cq_param rx_cq;
70 struct mlx5e_cq_param tx_cq;
d3c9bc27 71 struct mlx5e_cq_param icosq_cq;
f62b8bb8
AV		 72};
73
2fc4bfb7
SM		 74static bool mlx5e_check_fragmented_striding_rq_cap(struct mlx5_core_dev *mdev)
75{
76 return MLX5_CAP_GEN(mdev, striding_rq) &&
77 MLX5_CAP_GEN(mdev, umr_ptr_rlky) &&
78 MLX5_CAP_ETH(mdev, reg_umr_sq);
79}
80
6a9764ef
SM		 81void mlx5e_set_rq_type_params(struct mlx5_core_dev *mdev,
82 struct mlx5e_params *params, u8 rq_type)
2fc4bfb7 83{
6a9764ef
SM		 84 params->rq_wq_type = rq_type;
85 params->lro_wqe_sz = MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ;
86 switch (params->rq_wq_type) {
2fc4bfb7 87 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
6a9764ef 88 params->log_rq_size = is_kdump_kernel() ?
b4e029da
KH		 89 MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW :
90 MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE_MPW;
6a9764ef
SM		 91 params->mpwqe_log_stride_sz =
92 MLX5E_GET_PFLAG(params, MLX5E_PFLAG_RX_CQE_COMPRESS) ?
93 MLX5_MPWRQ_CQE_CMPRS_LOG_STRIDE_SZ(mdev) :
94 MLX5_MPWRQ_DEF_LOG_STRIDE_SZ(mdev);
95 params->mpwqe_log_num_strides = MLX5_MPWRQ_LOG_WQE_SZ -
96 params->mpwqe_log_stride_sz;
2fc4bfb7
SM		 97 break;
98 default: /* MLX5_WQ_TYPE_LINKED_LIST */
6a9764ef 99 params->log_rq_size = is_kdump_kernel() ?
b4e029da
KH		 100 MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE :
101 MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE;
bce2b2bf
TT		 102 params->rq_headroom = params->xdp_prog ?
103 XDP_PACKET_HEADROOM : MLX5_RX_HEADROOM;
104 params->rq_headroom += NET_IP_ALIGN;
4078e637
TT		 105
106 /* Extra room needed for build_skb */
bce2b2bf 107 params->lro_wqe_sz -= params->rq_headroom +
4078e637 108 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
2fc4bfb7 109 }
2fc4bfb7 110
6a9764ef
SM		 111 mlx5_core_info(mdev, "MLX5E: StrdRq(%d) RqSz(%ld) StrdSz(%ld) RxCqeCmprss(%d)\n",
112 params->rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ,
113 BIT(params->log_rq_size),
114 BIT(params->mpwqe_log_stride_sz),
115 MLX5E_GET_PFLAG(params, MLX5E_PFLAG_RX_CQE_COMPRESS));
2fc4bfb7
SM		 116}
117
6a9764ef 118static void mlx5e_set_rq_params(struct mlx5_core_dev *mdev, struct mlx5e_params *params)
2fc4bfb7 119{
6a9764ef 120 u8 rq_type = mlx5e_check_fragmented_striding_rq_cap(mdev) &&
899a59d3 121 !params->xdp_prog && !MLX5_IPSEC_DEV(mdev) ?
2fc4bfb7
SM		 122 MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ :
123 MLX5_WQ_TYPE_LINKED_LIST;
6a9764ef 124 mlx5e_set_rq_type_params(mdev, params, rq_type);
2fc4bfb7
SM		 125}
126
f62b8bb8
AV		 127static void mlx5e_update_carrier(struct mlx5e_priv *priv)
128{
129 struct mlx5_core_dev *mdev = priv->mdev;
130 u8 port_state;
131
132 port_state = mlx5_query_vport_state(mdev,
e53eef63
OG		 133 MLX5_QUERY_VPORT_STATE_IN_OP_MOD_VNIC_VPORT,
134 0);
f62b8bb8 135
87424ad5
SD		 136 if (port_state == VPORT_STATE_UP) {
137 netdev_info(priv->netdev, "Link up\n");
f62b8bb8 138 netif_carrier_on(priv->netdev);
87424ad5
SD		 139 } else {
140 netdev_info(priv->netdev, "Link down\n");
f62b8bb8 141 netif_carrier_off(priv->netdev);
87424ad5 142 }
f62b8bb8
AV		 143}
144
145static void mlx5e_update_carrier_work(struct work_struct *work)
146{
147 struct mlx5e_priv *priv = container_of(work, struct mlx5e_priv,
148 update_carrier_work);
149
150 mutex_lock(&priv->state_lock);
151 if (test_bit(MLX5E_STATE_OPENED, &priv->state))
7ca42c80
ES		 152 if (priv->profile->update_carrier)
153 priv->profile->update_carrier(priv);
f62b8bb8
AV		 154 mutex_unlock(&priv->state_lock);
155}
156
3947ca18
DJ		 157static void mlx5e_tx_timeout_work(struct work_struct *work)
158{
159 struct mlx5e_priv *priv = container_of(work, struct mlx5e_priv,
160 tx_timeout_work);
161 int err;
162
163 rtnl_lock();
164 mutex_lock(&priv->state_lock);
165 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
166 goto unlock;
167 mlx5e_close_locked(priv->netdev);
168 err = mlx5e_open_locked(priv->netdev);
169 if (err)
170 netdev_err(priv->netdev, "mlx5e_open_locked failed recovering from a tx_timeout, err(%d).\n",
171 err);
172unlock:
173 mutex_unlock(&priv->state_lock);
174 rtnl_unlock();
175}
176
9218b44d 177static void mlx5e_update_sw_counters(struct mlx5e_priv *priv)
f62b8bb8 178{
1510d728 179 struct mlx5e_sw_stats temp, *s = &temp;
f62b8bb8
AV		 180 struct mlx5e_rq_stats *rq_stats;
181 struct mlx5e_sq_stats *sq_stats;
9218b44d 182 u64 tx_offload_none = 0;
f62b8bb8
AV		 183 int i, j;
184
9218b44d 185 memset(s, 0, sizeof(*s));
ff9c852f
SM		 186 for (i = 0; i < priv->channels.num; i++) {
187 struct mlx5e_channel *c = priv->channels.c[i];
188
189 rq_stats = &c->rq.stats;
f62b8bb8 190
faf4478b
GP		 191 s->rx_packets += rq_stats->packets;
192 s->rx_bytes += rq_stats->bytes;
bfe6d8d1
GP		 193 s->rx_lro_packets += rq_stats->lro_packets;
194 s->rx_lro_bytes += rq_stats->lro_bytes;
f62b8bb8 195 s->rx_csum_none += rq_stats->csum_none;
bfe6d8d1
GP		 196 s->rx_csum_complete += rq_stats->csum_complete;
197 s->rx_csum_unnecessary_inner += rq_stats->csum_unnecessary_inner;
86994156 198 s->rx_xdp_drop += rq_stats->xdp_drop;
b5503b99
SM		 199 s->rx_xdp_tx += rq_stats->xdp_tx;
200 s->rx_xdp_tx_full += rq_stats->xdp_tx_full;
f62b8bb8 201 s->rx_wqe_err += rq_stats->wqe_err;
461017cb 202 s->rx_mpwqe_filler += rq_stats->mpwqe_filler;
54984407 203 s->rx_buff_alloc_err += rq_stats->buff_alloc_err;
7219ab34
TT		 204 s->rx_cqe_compress_blks += rq_stats->cqe_compress_blks;
205 s->rx_cqe_compress_pkts += rq_stats->cqe_compress_pkts;
accd5883 206 s->rx_page_reuse += rq_stats->page_reuse;
4415a031
TT		 207 s->rx_cache_reuse += rq_stats->cache_reuse;
208 s->rx_cache_full += rq_stats->cache_full;
209 s->rx_cache_empty += rq_stats->cache_empty;
210 s->rx_cache_busy += rq_stats->cache_busy;
f62b8bb8 211
6a9764ef 212 for (j = 0; j < priv->channels.params.num_tc; j++) {
ff9c852f 213 sq_stats = &c->sq[j].stats;
f62b8bb8 214
faf4478b
GP		 215 s->tx_packets += sq_stats->packets;
216 s->tx_bytes += sq_stats->bytes;
bfe6d8d1
GP		 217 s->tx_tso_packets += sq_stats->tso_packets;
218 s->tx_tso_bytes += sq_stats->tso_bytes;
219 s->tx_tso_inner_packets += sq_stats->tso_inner_packets;
220 s->tx_tso_inner_bytes += sq_stats->tso_inner_bytes;
f62b8bb8
AV		 221 s->tx_queue_stopped += sq_stats->stopped;
222 s->tx_queue_wake += sq_stats->wake;
223 s->tx_queue_dropped += sq_stats->dropped;
c8cf78fe 224 s->tx_xmit_more += sq_stats->xmit_more;
bfe6d8d1
GP		 225 s->tx_csum_partial_inner += sq_stats->csum_partial_inner;
226 tx_offload_none += sq_stats->csum_none;
f62b8bb8
AV		 227 }
228 }
229
9218b44d 230 /* Update calculated offload counters */
bfe6d8d1
GP		 231 s->tx_csum_partial = s->tx_packets - tx_offload_none - s->tx_csum_partial_inner;
232 s->rx_csum_unnecessary = s->rx_packets - s->rx_csum_none - s->rx_csum_complete;
121fcdc8 233
bfe6d8d1 234 s->link_down_events_phy = MLX5_GET(ppcnt_reg,
121fcdc8
GP		 235 priv->stats.pport.phy_counters,
236 counter_set.phys_layer_cntrs.link_down_events);
1510d728 237 memcpy(&priv->stats.sw, s, sizeof(*s));
9218b44d
GP		 238}
239
240static void mlx5e_update_vport_counters(struct mlx5e_priv *priv)
241{
242 int outlen = MLX5_ST_SZ_BYTES(query_vport_counter_out);
243 u32 *out = (u32 *)priv->stats.vport.query_vport_out;
c4f287c4 244 u32 in[MLX5_ST_SZ_DW(query_vport_counter_in)] = {0};
9218b44d
GP		 245 struct mlx5_core_dev *mdev = priv->mdev;
246
f62b8bb8
AV		 247 MLX5_SET(query_vport_counter_in, in, opcode,
248 MLX5_CMD_OP_QUERY_VPORT_COUNTER);
249 MLX5_SET(query_vport_counter_in, in, op_mod, 0);
250 MLX5_SET(query_vport_counter_in, in, other_vport, 0);
251
9218b44d
GP		 252 mlx5_cmd_exec(mdev, in, sizeof(in), out, outlen);
253}
254
3834a5e6 255static void mlx5e_update_pport_counters(struct mlx5e_priv *priv, bool full)
9218b44d
GP		 256{
257 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
258 struct mlx5_core_dev *mdev = priv->mdev;
0883b4f4 259 u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0};
9218b44d 260 int sz = MLX5_ST_SZ_BYTES(ppcnt_reg);
cf678570 261 int prio;
9218b44d 262 void *out;
f62b8bb8 263
9218b44d 264 MLX5_SET(ppcnt_reg, in, local_port, 1);
f62b8bb8 265
9218b44d
GP		 266 out = pstats->IEEE_802_3_counters;
267 MLX5_SET(ppcnt_reg, in, grp, MLX5_IEEE_802_3_COUNTERS_GROUP);
268 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
f62b8bb8 269
3834a5e6
GP		 270 if (!full)
271 return;
272
9218b44d
GP		 273 out = pstats->RFC_2863_counters;
274 MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2863_COUNTERS_GROUP);
275 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
276
277 out = pstats->RFC_2819_counters;
278 MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2819_COUNTERS_GROUP);
279 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
593cf338 280
121fcdc8
GP		 281 out = pstats->phy_counters;
282 MLX5_SET(ppcnt_reg, in, grp, MLX5_PHYSICAL_LAYER_COUNTERS_GROUP);
283 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
284
5db0a4f6
GP		 285 if (MLX5_CAP_PCAM_FEATURE(mdev, ppcnt_statistical_group)) {
286 out = pstats->phy_statistical_counters;
287 MLX5_SET(ppcnt_reg, in, grp, MLX5_PHYSICAL_LAYER_STATISTICAL_GROUP);
288 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
289 }
290
cf678570
GP		 291 MLX5_SET(ppcnt_reg, in, grp, MLX5_PER_PRIORITY_COUNTERS_GROUP);
292 for (prio = 0; prio < NUM_PPORT_PRIO; prio++) {
293 out = pstats->per_prio_counters[prio];
294 MLX5_SET(ppcnt_reg, in, prio_tc, prio);
295 mlx5_core_access_reg(mdev, in, sz, out, sz,
296 MLX5_REG_PPCNT, 0, 0);
297 }
9218b44d
GP		 298}
299
300static void mlx5e_update_q_counter(struct mlx5e_priv *priv)
301{
302 struct mlx5e_qcounter_stats *qcnt = &priv->stats.qcnt;
432609a4
GP		 303 u32 out[MLX5_ST_SZ_DW(query_q_counter_out)];
304 int err;
9218b44d
GP		 305
306 if (!priv->q_counter)
307 return;
308
432609a4
GP		 309 err = mlx5_core_query_q_counter(priv->mdev, priv->q_counter, 0, out, sizeof(out));
310 if (err)
311 return;
312
313 qcnt->rx_out_of_buffer = MLX5_GET(query_q_counter_out, out, out_of_buffer);
9218b44d
GP		 314}
315
0f7f3481
GP		 316static void mlx5e_update_pcie_counters(struct mlx5e_priv *priv)
317{
318 struct mlx5e_pcie_stats *pcie_stats = &priv->stats.pcie;
319 struct mlx5_core_dev *mdev = priv->mdev;
0883b4f4 320 u32 in[MLX5_ST_SZ_DW(mpcnt_reg)] = {0};
0f7f3481
GP		 321 int sz = MLX5_ST_SZ_BYTES(mpcnt_reg);
322 void *out;
0f7f3481
GP		 323
324 if (!MLX5_CAP_MCAM_FEATURE(mdev, pcie_performance_group))
325 return;
326
0f7f3481
GP		 327 out = pcie_stats->pcie_perf_counters;
328 MLX5_SET(mpcnt_reg, in, grp, MLX5_PCIE_PERFORMANCE_COUNTERS_GROUP);
329 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_MPCNT, 0, 0);
0f7f3481
GP		 330}
331
3834a5e6 332void mlx5e_update_stats(struct mlx5e_priv *priv, bool full)
9218b44d 333{
164f16f7 334 if (full) {
3834a5e6 335 mlx5e_update_pcie_counters(priv);
164f16f7
IT		 336 mlx5e_ipsec_update_stats(priv);
337 }
3834a5e6 338 mlx5e_update_pport_counters(priv, full);
3dd69e3d
SM		 339 mlx5e_update_vport_counters(priv);
340 mlx5e_update_q_counter(priv);
121fcdc8 341 mlx5e_update_sw_counters(priv);
f62b8bb8
AV		 342}
343
3834a5e6
GP		 344static void mlx5e_update_ndo_stats(struct mlx5e_priv *priv)
345{
346 mlx5e_update_stats(priv, false);
347}
348
cb67b832 349void mlx5e_update_stats_work(struct work_struct *work)
f62b8bb8
AV		 350{
351 struct delayed_work *dwork = to_delayed_work(work);
352 struct mlx5e_priv *priv = container_of(dwork, struct mlx5e_priv,
353 update_stats_work);
354 mutex_lock(&priv->state_lock);
355 if (test_bit(MLX5E_STATE_OPENED, &priv->state)) {
6bfd390b 356 priv->profile->update_stats(priv);
7bb29755
MF		 357 queue_delayed_work(priv->wq, dwork,
358 msecs_to_jiffies(MLX5E_UPDATE_STATS_INTERVAL));
f62b8bb8
AV		 359 }
360 mutex_unlock(&priv->state_lock);
361}
362
daa21560
TT		 363static void mlx5e_async_event(struct mlx5_core_dev *mdev, void *vpriv,
364 enum mlx5_dev_event event, unsigned long param)
f62b8bb8 365{
daa21560 366 struct mlx5e_priv *priv = vpriv;
ee7f1220
EE		 367 struct ptp_clock_event ptp_event;
368 struct mlx5_eqe *eqe = NULL;
daa21560 369
e0f46eb9 370 if (!test_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLED, &priv->state))
daa21560
TT		 371 return;
372
f62b8bb8
AV		 373 switch (event) {
374 case MLX5_DEV_EVENT_PORT_UP:
375 case MLX5_DEV_EVENT_PORT_DOWN:
7bb29755 376 queue_work(priv->wq, &priv->update_carrier_work);
f62b8bb8 377 break;
ee7f1220
EE		 378 case MLX5_DEV_EVENT_PPS:
379 eqe = (struct mlx5_eqe *)param;
ee7f1220
EE		 380 ptp_event.index = eqe->data.pps.pin;
381 ptp_event.timestamp =
382 timecounter_cyc2time(&priv->tstamp.clock,
383 be64_to_cpu(eqe->data.pps.time_stamp));
384 mlx5e_pps_event_handler(vpriv, &ptp_event);
385 break;
f62b8bb8
AV		 386 default:
387 break;
388 }
389}
390
f62b8bb8
AV		 391static void mlx5e_enable_async_events(struct mlx5e_priv *priv)
392{
e0f46eb9 393 set_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLED, &priv->state);
f62b8bb8
AV		 394}
395
396static void mlx5e_disable_async_events(struct mlx5e_priv *priv)
397{
e0f46eb9 398 clear_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLED, &priv->state);
daa21560 399 synchronize_irq(mlx5_get_msix_vec(priv->mdev, MLX5_EQ_VEC_ASYNC));
f62b8bb8
AV		 400}
401
7e426671
TT		 402static inline int mlx5e_get_wqe_mtt_sz(void)
403{
404 /* UMR copies MTTs in units of MLX5_UMR_MTT_ALIGNMENT bytes.
405 * To avoid copying garbage after the mtt array, we allocate
406 * a little more.
407 */
408 return ALIGN(MLX5_MPWRQ_PAGES_PER_WQE * sizeof(__be64),
409 MLX5_UMR_MTT_ALIGNMENT);
410}
411
31391048
SM		 412static inline void mlx5e_build_umr_wqe(struct mlx5e_rq *rq,
413 struct mlx5e_icosq *sq,
414 struct mlx5e_umr_wqe *wqe,
415 u16 ix)
7e426671
TT		 416{
417 struct mlx5_wqe_ctrl_seg *cseg = &wqe->ctrl;
418 struct mlx5_wqe_umr_ctrl_seg *ucseg = &wqe->uctrl;
419 struct mlx5_wqe_data_seg *dseg = &wqe->data;
21c59685 420 struct mlx5e_mpw_info *wi = &rq->mpwqe.info[ix];
7e426671
TT		 421 u8 ds_cnt = DIV_ROUND_UP(sizeof(*wqe), MLX5_SEND_WQE_DS);
422 u32 umr_wqe_mtt_offset = mlx5e_get_wqe_mtt_offset(rq, ix);
423
424 cseg->qpn_ds = cpu_to_be32((sq->sqn << MLX5_WQE_CTRL_QPN_SHIFT) |
425 ds_cnt);
426 cseg->fm_ce_se = MLX5_WQE_CTRL_CQ_UPDATE;
427 cseg->imm = rq->mkey_be;
428
429 ucseg->flags = MLX5_UMR_TRANSLATION_OFFSET_EN;
31616255 430 ucseg->xlt_octowords =
7e426671
TT		 431 cpu_to_be16(MLX5_MTT_OCTW(MLX5_MPWRQ_PAGES_PER_WQE));
432 ucseg->bsf_octowords =
433 cpu_to_be16(MLX5_MTT_OCTW(umr_wqe_mtt_offset));
434 ucseg->mkey_mask = cpu_to_be64(MLX5_MKEY_MASK_FREE);
435
436 dseg->lkey = sq->mkey_be;
437 dseg->addr = cpu_to_be64(wi->umr.mtt_addr);
438}
439
440static int mlx5e_rq_alloc_mpwqe_info(struct mlx5e_rq *rq,
441 struct mlx5e_channel *c)
442{
443 int wq_sz = mlx5_wq_ll_get_size(&rq->wq);
444 int mtt_sz = mlx5e_get_wqe_mtt_sz();
445 int mtt_alloc = mtt_sz + MLX5_UMR_ALIGN - 1;
446 int i;
447
21c59685
SM		 448 rq->mpwqe.info = kzalloc_node(wq_sz * sizeof(*rq->mpwqe.info),
449 GFP_KERNEL, cpu_to_node(c->cpu));
450 if (!rq->mpwqe.info)
7e426671
TT		 451 goto err_out;
452
453 /* We allocate more than mtt_sz as we will align the pointer */
21c59685 454 rq->mpwqe.mtt_no_align = kzalloc_node(mtt_alloc * wq_sz, GFP_KERNEL,
7e426671 455 cpu_to_node(c->cpu));
21c59685 456 if (unlikely(!rq->mpwqe.mtt_no_align))
7e426671
TT		 457 goto err_free_wqe_info;
458
459 for (i = 0; i < wq_sz; i++) {
21c59685 460 struct mlx5e_mpw_info *wi = &rq->mpwqe.info[i];
7e426671 461
21c59685 462 wi->umr.mtt = PTR_ALIGN(rq->mpwqe.mtt_no_align + i * mtt_alloc,
7e426671
TT		 463 MLX5_UMR_ALIGN);
464 wi->umr.mtt_addr = dma_map_single(c->pdev, wi->umr.mtt, mtt_sz,
465 PCI_DMA_TODEVICE);
466 if (unlikely(dma_mapping_error(c->pdev, wi->umr.mtt_addr)))
467 goto err_unmap_mtts;
468
469 mlx5e_build_umr_wqe(rq, &c->icosq, &wi->umr.wqe, i);
470 }
471
472 return 0;
473
474err_unmap_mtts:
475 while (--i >= 0) {
21c59685 476 struct mlx5e_mpw_info *wi = &rq->mpwqe.info[i];
7e426671
TT		 477
478 dma_unmap_single(c->pdev, wi->umr.mtt_addr, mtt_sz,
479 PCI_DMA_TODEVICE);
480 }
21c59685 481 kfree(rq->mpwqe.mtt_no_align);
7e426671 482err_free_wqe_info:
21c59685 483 kfree(rq->mpwqe.info);
7e426671
TT		 484
485err_out:
486 return -ENOMEM;
487}
488
489static void mlx5e_rq_free_mpwqe_info(struct mlx5e_rq *rq)
490{
491 int wq_sz = mlx5_wq_ll_get_size(&rq->wq);
492 int mtt_sz = mlx5e_get_wqe_mtt_sz();
493 int i;
494
495 for (i = 0; i < wq_sz; i++) {
21c59685 496 struct mlx5e_mpw_info *wi = &rq->mpwqe.info[i];
7e426671
TT		 497
498 dma_unmap_single(rq->pdev, wi->umr.mtt_addr, mtt_sz,
499 PCI_DMA_TODEVICE);
500 }
21c59685
SM		 501 kfree(rq->mpwqe.mtt_no_align);
502 kfree(rq->mpwqe.info);
7e426671
TT		 503}
504
a43b25da 505static int mlx5e_create_umr_mkey(struct mlx5_core_dev *mdev,
ec8b9981
TT		 506 u64 npages, u8 page_shift,
507 struct mlx5_core_mkey *umr_mkey)
3608ae77 508{
3608ae77
TT		 509 int inlen = MLX5_ST_SZ_BYTES(create_mkey_in);
510 void *mkc;
511 u32 *in;
512 int err;
513
ec8b9981
TT		 514 if (!MLX5E_VALID_NUM_MTTS(npages))
515 return -EINVAL;
516
1b9a07ee 517 in = kvzalloc(inlen, GFP_KERNEL);
3608ae77
TT		 518 if (!in)
519 return -ENOMEM;
520
521 mkc = MLX5_ADDR_OF(create_mkey_in, in, memory_key_mkey_entry);
522
3608ae77
TT		 523 MLX5_SET(mkc, mkc, free, 1);
524 MLX5_SET(mkc, mkc, umr_en, 1);
525 MLX5_SET(mkc, mkc, lw, 1);
526 MLX5_SET(mkc, mkc, lr, 1);
527 MLX5_SET(mkc, mkc, access_mode, MLX5_MKC_ACCESS_MODE_MTT);
528
529 MLX5_SET(mkc, mkc, qpn, 0xffffff);
530 MLX5_SET(mkc, mkc, pd, mdev->mlx5e_res.pdn);
ec8b9981 531 MLX5_SET64(mkc, mkc, len, npages << page_shift);
3608ae77
TT		 532 MLX5_SET(mkc, mkc, translations_octword_size,
533 MLX5_MTT_OCTW(npages));
ec8b9981 534 MLX5_SET(mkc, mkc, log_page_size, page_shift);
3608ae77 535
ec8b9981 536 err = mlx5_core_create_mkey(mdev, umr_mkey, in, inlen);
3608ae77
TT		 537
538 kvfree(in);
539 return err;
540}
541
a43b25da 542static int mlx5e_create_rq_umr_mkey(struct mlx5_core_dev *mdev, struct mlx5e_rq *rq)
ec8b9981 543{
6a9764ef 544 u64 num_mtts = MLX5E_REQUIRED_MTTS(mlx5_wq_ll_get_size(&rq->wq));
ec8b9981 545
a43b25da 546 return mlx5e_create_umr_mkey(mdev, num_mtts, PAGE_SHIFT, &rq->umr_mkey);
ec8b9981
TT		 547}
548
3b77235b 549static int mlx5e_alloc_rq(struct mlx5e_channel *c,
6a9764ef
SM		 550 struct mlx5e_params *params,
551 struct mlx5e_rq_param *rqp,
3b77235b 552 struct mlx5e_rq *rq)
f62b8bb8 553{
a43b25da 554 struct mlx5_core_dev *mdev = c->mdev;
6a9764ef 555 void *rqc = rqp->rqc;
f62b8bb8 556 void *rqc_wq = MLX5_ADDR_OF(rqc, rqc, wq);
461017cb 557 u32 byte_count;
1bfecfca 558 int npages;
f62b8bb8
AV		 559 int wq_sz;
560 int err;
561 int i;
562
6a9764ef 563 rqp->wq.db_numa_node = cpu_to_node(c->cpu);
311c7c71 564
6a9764ef 565 err = mlx5_wq_ll_create(mdev, &rqp->wq, rqc_wq, &rq->wq,
f62b8bb8
AV		 566 &rq->wq_ctrl);
567 if (err)
568 return err;
569
570 rq->wq.db = &rq->wq.db[MLX5_RCV_DBR];
571
572 wq_sz = mlx5_wq_ll_get_size(&rq->wq);
f62b8bb8 573
6a9764ef 574 rq->wq_type = params->rq_wq_type;
7e426671
TT		 575 rq->pdev = c->pdev;
576 rq->netdev = c->netdev;
a43b25da 577 rq->tstamp = c->tstamp;
7e426671
TT		 578 rq->channel = c;
579 rq->ix = c->ix;
a43b25da 580 rq->mdev = mdev;
97bc402d 581
6a9764ef 582 rq->xdp_prog = params->xdp_prog ? bpf_prog_inc(params->xdp_prog) : NULL;
97bc402d
DB		 583 if (IS_ERR(rq->xdp_prog)) {
584 err = PTR_ERR(rq->xdp_prog);
585 rq->xdp_prog = NULL;
586 goto err_rq_wq_destroy;
587 }
7e426671 588
bce2b2bf
TT		 589 rq->buff.map_dir = rq->xdp_prog ? DMA_BIDIRECTIONAL : DMA_FROM_DEVICE;
590 rq->rx_headroom = params->rq_headroom;
b5503b99 591
6a9764ef 592 switch (rq->wq_type) {
461017cb 593 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
f5f82476 594
461017cb 595 rq->alloc_wqe = mlx5e_alloc_rx_mpwqe;
6cd392a0 596 rq->dealloc_wqe = mlx5e_dealloc_rx_mpwqe;
461017cb 597
20fd0c19 598 rq->handle_rx_cqe = c->priv->profile->rx_handlers.handle_rx_cqe_mpwqe;
899a59d3
IT		 599#ifdef CONFIG_MLX5_EN_IPSEC
600 if (MLX5_IPSEC_DEV(mdev)) {
601 err = -EINVAL;
602 netdev_err(c->netdev, "MPWQE RQ with IPSec offload not supported\n");
603 goto err_rq_wq_destroy;
604 }
605#endif
20fd0c19
SM		 606 if (!rq->handle_rx_cqe) {
607 err = -EINVAL;
608 netdev_err(c->netdev, "RX handler of MPWQE RQ is not set, err %d\n", err);
609 goto err_rq_wq_destroy;
610 }
611
6a9764ef
SM		 612 rq->mpwqe_stride_sz = BIT(params->mpwqe_log_stride_sz);
613 rq->mpwqe_num_strides = BIT(params->mpwqe_log_num_strides);
1bfecfca
SM		 614
615 rq->buff.wqe_sz = rq->mpwqe_stride_sz * rq->mpwqe_num_strides;
616 byte_count = rq->buff.wqe_sz;
ec8b9981 617
a43b25da 618 err = mlx5e_create_rq_umr_mkey(mdev, rq);
7e426671
TT		 619 if (err)
620 goto err_rq_wq_destroy;
ec8b9981
TT		 621 rq->mkey_be = cpu_to_be32(rq->umr_mkey.key);
622
623 err = mlx5e_rq_alloc_mpwqe_info(rq, c);
624 if (err)
625 goto err_destroy_umr_mkey;
461017cb
TT		 626 break;
627 default: /* MLX5_WQ_TYPE_LINKED_LIST */
accd5883
TT		 628 rq->wqe.frag_info =
629 kzalloc_node(wq_sz * sizeof(*rq->wqe.frag_info),
630 GFP_KERNEL, cpu_to_node(c->cpu));
631 if (!rq->wqe.frag_info) {
461017cb
TT		 632 err = -ENOMEM;
633 goto err_rq_wq_destroy;
634 }
461017cb 635 rq->alloc_wqe = mlx5e_alloc_rx_wqe;
6cd392a0 636 rq->dealloc_wqe = mlx5e_dealloc_rx_wqe;
461017cb 637
899a59d3
IT		 638#ifdef CONFIG_MLX5_EN_IPSEC
639 if (c->priv->ipsec)
640 rq->handle_rx_cqe = mlx5e_ipsec_handle_rx_cqe;
641 else
642#endif
643 rq->handle_rx_cqe = c->priv->profile->rx_handlers.handle_rx_cqe;
20fd0c19 644 if (!rq->handle_rx_cqe) {
accd5883 645 kfree(rq->wqe.frag_info);
20fd0c19
SM		 646 err = -EINVAL;
647 netdev_err(c->netdev, "RX handler of RQ is not set, err %d\n", err);
648 goto err_rq_wq_destroy;
649 }
650
6a9764ef
SM		 651 rq->buff.wqe_sz = params->lro_en ?
652 params->lro_wqe_sz :
c139dbfd 653 MLX5E_SW2HW_MTU(c->priv, c->netdev->mtu);
899a59d3
IT		 654#ifdef CONFIG_MLX5_EN_IPSEC
655 if (MLX5_IPSEC_DEV(mdev))
656 rq->buff.wqe_sz += MLX5E_METADATA_ETHER_LEN;
657#endif
accd5883 658 rq->wqe.page_reuse = !params->xdp_prog && !params->lro_en;
1bfecfca
SM		 659 byte_count = rq->buff.wqe_sz;
660
661 /* calc the required page order */
accd5883
TT		 662 rq->wqe.frag_sz = MLX5_SKB_FRAG_SZ(rq->rx_headroom + byte_count);
663 npages = DIV_ROUND_UP(rq->wqe.frag_sz, PAGE_SIZE);
1bfecfca
SM		 664 rq->buff.page_order = order_base_2(npages);
665
461017cb 666 byte_count |= MLX5_HW_START_PADDING;
7e426671 667 rq->mkey_be = c->mkey_be;
461017cb 668 }
f62b8bb8
AV		 669
670 for (i = 0; i < wq_sz; i++) {
671 struct mlx5e_rx_wqe *wqe = mlx5_wq_ll_get_wqe(&rq->wq, i);
672
461017cb 673 wqe->data.byte_count = cpu_to_be32(byte_count);
7e426671 674 wqe->data.lkey = rq->mkey_be;
f62b8bb8
AV		 675 }
676
cb3c7fd4 677 INIT_WORK(&rq->am.work, mlx5e_rx_am_work);
6a9764ef 678 rq->am.mode = params->rx_cq_period_mode;
4415a031
TT		 679 rq->page_cache.head = 0;
680 rq->page_cache.tail = 0;
681
f62b8bb8
AV		 682 return 0;
683
ec8b9981
TT		 684err_destroy_umr_mkey:
685 mlx5_core_destroy_mkey(mdev, &rq->umr_mkey);
686
f62b8bb8 687err_rq_wq_destroy:
97bc402d
DB		 688 if (rq->xdp_prog)
689 bpf_prog_put(rq->xdp_prog);
f62b8bb8
AV		 690 mlx5_wq_destroy(&rq->wq_ctrl);
691
692 return err;
693}
694
3b77235b 695static void mlx5e_free_rq(struct mlx5e_rq *rq)
f62b8bb8 696{
4415a031
TT		 697 int i;
698
86994156
RS		 699 if (rq->xdp_prog)
700 bpf_prog_put(rq->xdp_prog);
701
461017cb
TT		 702 switch (rq->wq_type) {
703 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
7e426671 704 mlx5e_rq_free_mpwqe_info(rq);
a43b25da 705 mlx5_core_destroy_mkey(rq->mdev, &rq->umr_mkey);
461017cb
TT		 706 break;
707 default: /* MLX5_WQ_TYPE_LINKED_LIST */
accd5883 708 kfree(rq->wqe.frag_info);
461017cb
TT		 709 }
710
4415a031
TT		 711 for (i = rq->page_cache.head; i != rq->page_cache.tail;
712 i = (i + 1) & (MLX5E_CACHE_SIZE - 1)) {
713 struct mlx5e_dma_info *dma_info = &rq->page_cache.page_cache[i];
714
715 mlx5e_page_release(rq, dma_info, false);
716 }
f62b8bb8
AV		 717 mlx5_wq_destroy(&rq->wq_ctrl);
718}
719
6a9764ef
SM		 720static int mlx5e_create_rq(struct mlx5e_rq *rq,
721 struct mlx5e_rq_param *param)
f62b8bb8 722{
a43b25da 723 struct mlx5_core_dev *mdev = rq->mdev;
f62b8bb8
AV		 724
725 void *in;
726 void *rqc;
727 void *wq;
728 int inlen;
729 int err;
730
731 inlen = MLX5_ST_SZ_BYTES(create_rq_in) +
732 sizeof(u64) * rq->wq_ctrl.buf.npages;
1b9a07ee 733 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 734 if (!in)
735 return -ENOMEM;
736
737 rqc = MLX5_ADDR_OF(create_rq_in, in, ctx);
738 wq = MLX5_ADDR_OF(rqc, rqc, wq);
739
740 memcpy(rqc, param->rqc, sizeof(param->rqc));
741
97de9f31 742 MLX5_SET(rqc, rqc, cqn, rq->cq.mcq.cqn);
f62b8bb8 743 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RST);
f62b8bb8 744 MLX5_SET(wq, wq, log_wq_pg_sz, rq->wq_ctrl.buf.page_shift -
68cdf5d6 745 MLX5_ADAPTER_PAGE_SHIFT);
f62b8bb8
AV		 746 MLX5_SET64(wq, wq, dbr_addr, rq->wq_ctrl.db.dma);
747
748 mlx5_fill_page_array(&rq->wq_ctrl.buf,
749 (__be64 *)MLX5_ADDR_OF(wq, wq, pas));
750
7db22ffb 751 err = mlx5_core_create_rq(mdev, in, inlen, &rq->rqn);
f62b8bb8
AV		 752
753 kvfree(in);
754
755 return err;
756}
757
36350114
GP		 758static int mlx5e_modify_rq_state(struct mlx5e_rq *rq, int curr_state,
759 int next_state)
f62b8bb8
AV		 760{
761 struct mlx5e_channel *c = rq->channel;
a43b25da 762 struct mlx5_core_dev *mdev = c->mdev;
f62b8bb8
AV		 763
764 void *in;
765 void *rqc;
766 int inlen;
767 int err;
768
769 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
1b9a07ee 770 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 771 if (!in)
772 return -ENOMEM;
773
774 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
775
776 MLX5_SET(modify_rq_in, in, rq_state, curr_state);
777 MLX5_SET(rqc, rqc, state, next_state);
778
7db22ffb 779 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
f62b8bb8
AV		 780
781 kvfree(in);
782
783 return err;
784}
785
102722fc
GE		 786static int mlx5e_modify_rq_scatter_fcs(struct mlx5e_rq *rq, bool enable)
787{
788 struct mlx5e_channel *c = rq->channel;
789 struct mlx5e_priv *priv = c->priv;
790 struct mlx5_core_dev *mdev = priv->mdev;
791
792 void *in;
793 void *rqc;
794 int inlen;
795 int err;
796
797 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
1b9a07ee 798 in = kvzalloc(inlen, GFP_KERNEL);
102722fc
GE		 799 if (!in)
800 return -ENOMEM;
801
802 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
803
804 MLX5_SET(modify_rq_in, in, rq_state, MLX5_RQC_STATE_RDY);
805 MLX5_SET64(modify_rq_in, in, modify_bitmask,
806 MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_SCATTER_FCS);
807 MLX5_SET(rqc, rqc, scatter_fcs, enable);
808 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RDY);
809
810 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
811
812 kvfree(in);
813
814 return err;
815}
816
36350114
GP		 817static int mlx5e_modify_rq_vsd(struct mlx5e_rq *rq, bool vsd)
818{
819 struct mlx5e_channel *c = rq->channel;
a43b25da 820 struct mlx5_core_dev *mdev = c->mdev;
36350114
GP		 821 void *in;
822 void *rqc;
823 int inlen;
824 int err;
825
826 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
1b9a07ee 827 in = kvzalloc(inlen, GFP_KERNEL);
36350114
GP		 828 if (!in)
829 return -ENOMEM;
830
831 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
832
833 MLX5_SET(modify_rq_in, in, rq_state, MLX5_RQC_STATE_RDY);
83b502a1
AV		 834 MLX5_SET64(modify_rq_in, in, modify_bitmask,
835 MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_VSD);
36350114
GP		 836 MLX5_SET(rqc, rqc, vsd, vsd);
837 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RDY);
838
839 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
840
841 kvfree(in);
842
843 return err;
844}
845
3b77235b 846static void mlx5e_destroy_rq(struct mlx5e_rq *rq)
f62b8bb8 847{
a43b25da 848 mlx5_core_destroy_rq(rq->mdev, rq->rqn);
f62b8bb8
AV		 849}
850
851static int mlx5e_wait_for_min_rx_wqes(struct mlx5e_rq *rq)
852{
01c196a2 853 unsigned long exp_time = jiffies + msecs_to_jiffies(20000);
f62b8bb8 854 struct mlx5e_channel *c = rq->channel;
a43b25da 855
f62b8bb8 856 struct mlx5_wq_ll *wq = &rq->wq;
6a9764ef 857 u16 min_wqes = mlx5_min_rx_wqes(rq->wq_type, mlx5_wq_ll_get_size(wq));
f62b8bb8 858
01c196a2 859 while (time_before(jiffies, exp_time)) {
6a9764ef 860 if (wq->cur_sz >= min_wqes)
f62b8bb8
AV		 861 return 0;
862
863 msleep(20);
864 }
865
a43b25da 866 netdev_warn(c->netdev, "Failed to get min RX wqes on RQN[0x%x] wq cur_sz(%d) min_rx_wqes(%d)\n",
6a9764ef 867 rq->rqn, wq->cur_sz, min_wqes);
f62b8bb8
AV		 868 return -ETIMEDOUT;
869}
870
f2fde18c
SM		 871static void mlx5e_free_rx_descs(struct mlx5e_rq *rq)
872{
873 struct mlx5_wq_ll *wq = &rq->wq;
874 struct mlx5e_rx_wqe *wqe;
875 __be16 wqe_ix_be;
876 u16 wqe_ix;
877
8484f9ed
SM		 878 /* UMR WQE (if in progress) is always at wq->head */
879 if (test_bit(MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS, &rq->state))
21c59685 880 mlx5e_free_rx_mpwqe(rq, &rq->mpwqe.info[wq->head]);
8484f9ed 881
f2fde18c
SM		 882 while (!mlx5_wq_ll_is_empty(wq)) {
883 wqe_ix_be = *wq->tail_next;
884 wqe_ix = be16_to_cpu(wqe_ix_be);
885 wqe = mlx5_wq_ll_get_wqe(&rq->wq, wqe_ix);
886 rq->dealloc_wqe(rq, wqe_ix);
887 mlx5_wq_ll_pop(&rq->wq, wqe_ix_be,
888 &wqe->next.next_wqe_index);
889 }
accd5883
TT		 890
891 if (rq->wq_type == MLX5_WQ_TYPE_LINKED_LIST && rq->wqe.page_reuse) {
892 /* Clean outstanding pages on handled WQEs that decided to do page-reuse,
893 * but yet to be re-posted.
894 */
895 int wq_sz = mlx5_wq_ll_get_size(&rq->wq);
896
897 for (wqe_ix = 0; wqe_ix < wq_sz; wqe_ix++)
898 rq->dealloc_wqe(rq, wqe_ix);
899 }
f2fde18c
SM		 900}
901
f62b8bb8 902static int mlx5e_open_rq(struct mlx5e_channel *c,
6a9764ef 903 struct mlx5e_params *params,
f62b8bb8
AV		 904 struct mlx5e_rq_param *param,
905 struct mlx5e_rq *rq)
906{
907 int err;
908
6a9764ef 909 err = mlx5e_alloc_rq(c, params, param, rq);
f62b8bb8
AV		 910 if (err)
911 return err;
912
3b77235b 913 err = mlx5e_create_rq(rq, param);
f62b8bb8 914 if (err)
3b77235b 915 goto err_free_rq;
f62b8bb8 916
36350114 917 err = mlx5e_modify_rq_state(rq, MLX5_RQC_STATE_RST, MLX5_RQC_STATE_RDY);
f62b8bb8 918 if (err)
3b77235b 919 goto err_destroy_rq;
f62b8bb8 920
6a9764ef 921 if (params->rx_am_enabled)
cb3c7fd4
GR		 922 set_bit(MLX5E_RQ_STATE_AM, &c->rq.state);
923
f62b8bb8
AV		 924 return 0;
925
f62b8bb8
AV		 926err_destroy_rq:
927 mlx5e_destroy_rq(rq);
3b77235b
SM		 928err_free_rq:
929 mlx5e_free_rq(rq);
f62b8bb8
AV		 930
931 return err;
932}
933
acc6c595
SM		 934static void mlx5e_activate_rq(struct mlx5e_rq *rq)
935{
936 struct mlx5e_icosq *sq = &rq->channel->icosq;
937 u16 pi = sq->pc & sq->wq.sz_m1;
938 struct mlx5e_tx_wqe *nopwqe;
939
940 set_bit(MLX5E_RQ_STATE_ENABLED, &rq->state);
941 sq->db.ico_wqe[pi].opcode = MLX5_OPCODE_NOP;
942 sq->db.ico_wqe[pi].num_wqebbs = 1;
943 nopwqe = mlx5e_post_nop(&sq->wq, sq->sqn, &sq->pc);
944 mlx5e_notify_hw(&sq->wq, sq->pc, sq->uar_map, &nopwqe->ctrl);
945}
946
947static void mlx5e_deactivate_rq(struct mlx5e_rq *rq)
f62b8bb8 948{
c0f1147d 949 clear_bit(MLX5E_RQ_STATE_ENABLED, &rq->state);
f62b8bb8 950 napi_synchronize(&rq->channel->napi); /* prevent mlx5e_post_rx_wqes */
acc6c595 951}
cb3c7fd4 952
acc6c595
SM		 953static void mlx5e_close_rq(struct mlx5e_rq *rq)
954{
955 cancel_work_sync(&rq->am.work);
f62b8bb8 956 mlx5e_destroy_rq(rq);
3b77235b
SM		 957 mlx5e_free_rx_descs(rq);
958 mlx5e_free_rq(rq);
f62b8bb8
AV		 959}
960
31391048 961static void mlx5e_free_xdpsq_db(struct mlx5e_xdpsq *sq)
b5503b99 962{
31391048 963 kfree(sq->db.di);
b5503b99
SM		 964}
965
31391048 966static int mlx5e_alloc_xdpsq_db(struct mlx5e_xdpsq *sq, int numa)
b5503b99
SM		 967{
968 int wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
969
31391048 970 sq->db.di = kzalloc_node(sizeof(*sq->db.di) * wq_sz,
b5503b99 971 GFP_KERNEL, numa);
31391048
SM		 972 if (!sq->db.di) {
973 mlx5e_free_xdpsq_db(sq);
b5503b99
SM		 974 return -ENOMEM;
975 }
976
977 return 0;
978}
979
31391048 980static int mlx5e_alloc_xdpsq(struct mlx5e_channel *c,
6a9764ef 981 struct mlx5e_params *params,
31391048
SM		 982 struct mlx5e_sq_param *param,
983 struct mlx5e_xdpsq *sq)
984{
985 void *sqc_wq = MLX5_ADDR_OF(sqc, param->sqc, wq);
a43b25da 986 struct mlx5_core_dev *mdev = c->mdev;
31391048
SM		 987 int err;
988
989 sq->pdev = c->pdev;
990 sq->mkey_be = c->mkey_be;
991 sq->channel = c;
992 sq->uar_map = mdev->mlx5e_res.bfreg.map;
6a9764ef 993 sq->min_inline_mode = params->tx_min_inline_mode;
31391048
SM		 994
995 param->wq.db_numa_node = cpu_to_node(c->cpu);
996 err = mlx5_wq_cyc_create(mdev, &param->wq, sqc_wq, &sq->wq, &sq->wq_ctrl);
997 if (err)
998 return err;
999 sq->wq.db = &sq->wq.db[MLX5_SND_DBR];
1000
1001 err = mlx5e_alloc_xdpsq_db(sq, cpu_to_node(c->cpu));
1002 if (err)
1003 goto err_sq_wq_destroy;
1004
1005 return 0;
1006
1007err_sq_wq_destroy:
1008 mlx5_wq_destroy(&sq->wq_ctrl);
1009
1010 return err;
1011}
1012
1013static void mlx5e_free_xdpsq(struct mlx5e_xdpsq *sq)
1014{
1015 mlx5e_free_xdpsq_db(sq);
1016 mlx5_wq_destroy(&sq->wq_ctrl);
1017}
1018
1019static void mlx5e_free_icosq_db(struct mlx5e_icosq *sq)
f62b8bb8 1020{
f10b7cc7 1021 kfree(sq->db.ico_wqe);
f62b8bb8
AV		 1022}
1023
31391048 1024static int mlx5e_alloc_icosq_db(struct mlx5e_icosq *sq, int numa)
f10b7cc7
SM		 1025{
1026 u8 wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
1027
1028 sq->db.ico_wqe = kzalloc_node(sizeof(*sq->db.ico_wqe) * wq_sz,
1029 GFP_KERNEL, numa);
1030 if (!sq->db.ico_wqe)
1031 return -ENOMEM;
1032
1033 return 0;
1034}
1035
31391048 1036static int mlx5e_alloc_icosq(struct mlx5e_channel *c,
31391048
SM		 1037 struct mlx5e_sq_param *param,
1038 struct mlx5e_icosq *sq)
f10b7cc7 1039{
31391048 1040 void *sqc_wq = MLX5_ADDR_OF(sqc, param->sqc, wq);
a43b25da 1041 struct mlx5_core_dev *mdev = c->mdev;
31391048 1042 int err;
f10b7cc7 1043
31391048
SM		 1044 sq->pdev = c->pdev;
1045 sq->mkey_be = c->mkey_be;
1046 sq->channel = c;
1047 sq->uar_map = mdev->mlx5e_res.bfreg.map;
f62b8bb8 1048
31391048
SM		 1049 param->wq.db_numa_node = cpu_to_node(c->cpu);
1050 err = mlx5_wq_cyc_create(mdev, &param->wq, sqc_wq, &sq->wq, &sq->wq_ctrl);
1051 if (err)
1052 return err;
1053 sq->wq.db = &sq->wq.db[MLX5_SND_DBR];
f62b8bb8 1054
31391048
SM		 1055 err = mlx5e_alloc_icosq_db(sq, cpu_to_node(c->cpu));
1056 if (err)
1057 goto err_sq_wq_destroy;
1058
1059 sq->edge = (sq->wq.sz_m1 + 1) - MLX5E_ICOSQ_MAX_WQEBBS;
f62b8bb8
AV		 1060
1061 return 0;
31391048
SM		 1062
1063err_sq_wq_destroy:
1064 mlx5_wq_destroy(&sq->wq_ctrl);
1065
1066 return err;
f62b8bb8
AV		 1067}
1068
31391048 1069static void mlx5e_free_icosq(struct mlx5e_icosq *sq)
f10b7cc7 1070{
31391048
SM		 1071 mlx5e_free_icosq_db(sq);
1072 mlx5_wq_destroy(&sq->wq_ctrl);
f10b7cc7
SM		 1073}
1074
31391048 1075static void mlx5e_free_txqsq_db(struct mlx5e_txqsq *sq)
f10b7cc7 1076{
31391048
SM		 1077 kfree(sq->db.wqe_info);
1078 kfree(sq->db.dma_fifo);
f10b7cc7
SM		 1079}
1080
31391048 1081static int mlx5e_alloc_txqsq_db(struct mlx5e_txqsq *sq, int numa)
b5503b99 1082{
31391048
SM		 1083 int wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
1084 int df_sz = wq_sz * MLX5_SEND_WQEBB_NUM_DS;
1085
31391048
SM		 1086 sq->db.dma_fifo = kzalloc_node(df_sz * sizeof(*sq->db.dma_fifo),
1087 GFP_KERNEL, numa);
1088 sq->db.wqe_info = kzalloc_node(wq_sz * sizeof(*sq->db.wqe_info),
1089 GFP_KERNEL, numa);
77bdf895 1090 if (!sq->db.dma_fifo || !sq->db.wqe_info) {
31391048
SM		 1091 mlx5e_free_txqsq_db(sq);
1092 return -ENOMEM;
b5503b99 1093 }
31391048
SM		 1094
1095 sq->dma_fifo_mask = df_sz - 1;
1096
1097 return 0;
b5503b99
SM		 1098}
1099
31391048 1100static int mlx5e_alloc_txqsq(struct mlx5e_channel *c,
acc6c595 1101 int txq_ix,
6a9764ef 1102 struct mlx5e_params *params,
31391048
SM		 1103 struct mlx5e_sq_param *param,
1104 struct mlx5e_txqsq *sq)
f62b8bb8 1105{
31391048 1106 void *sqc_wq = MLX5_ADDR_OF(sqc, param->sqc, wq);
a43b25da 1107 struct mlx5_core_dev *mdev = c->mdev;
f62b8bb8
AV		 1108 int err;
1109
f10b7cc7 1110 sq->pdev = c->pdev;
a43b25da 1111 sq->tstamp = c->tstamp;
f10b7cc7
SM		 1112 sq->mkey_be = c->mkey_be;
1113 sq->channel = c;
acc6c595 1114 sq->txq_ix = txq_ix;
aff26157 1115 sq->uar_map = mdev->mlx5e_res.bfreg.map;
6a9764ef
SM		 1116 sq->max_inline = params->tx_max_inline;
1117 sq->min_inline_mode = params->tx_min_inline_mode;
2ac9cfe7
IT		 1118 if (MLX5_IPSEC_DEV(c->priv->mdev))
1119 set_bit(MLX5E_SQ_STATE_IPSEC, &sq->state);
f10b7cc7 1120
311c7c71 1121 param->wq.db_numa_node = cpu_to_node(c->cpu);
31391048 1122 err = mlx5_wq_cyc_create(mdev, &param->wq, sqc_wq, &sq->wq, &sq->wq_ctrl);
f62b8bb8 1123 if (err)
aff26157 1124 return err;
31391048 1125 sq->wq.db = &sq->wq.db[MLX5_SND_DBR];
f62b8bb8 1126
31391048 1127 err = mlx5e_alloc_txqsq_db(sq, cpu_to_node(c->cpu));
7ec0bb22 1128 if (err)
f62b8bb8
AV		 1129 goto err_sq_wq_destroy;
1130
31391048 1131 sq->edge = (sq->wq.sz_m1 + 1) - MLX5_SEND_WQE_MAX_WQEBBS;
f62b8bb8
AV		 1132
1133 return 0;
1134
1135err_sq_wq_destroy:
1136 mlx5_wq_destroy(&sq->wq_ctrl);
1137
f62b8bb8
AV		 1138 return err;
1139}
1140
31391048 1141static void mlx5e_free_txqsq(struct mlx5e_txqsq *sq)
f62b8bb8 1142{
31391048 1143 mlx5e_free_txqsq_db(sq);
f62b8bb8 1144 mlx5_wq_destroy(&sq->wq_ctrl);
f62b8bb8
AV		 1145}
1146
33ad9711
SM		 1147struct mlx5e_create_sq_param {
1148 struct mlx5_wq_ctrl *wq_ctrl;
1149 u32 cqn;
1150 u32 tisn;
1151 u8 tis_lst_sz;
1152 u8 min_inline_mode;
1153};
1154
a43b25da 1155static int mlx5e_create_sq(struct mlx5_core_dev *mdev,
33ad9711
SM		 1156 struct mlx5e_sq_param *param,
1157 struct mlx5e_create_sq_param *csp,
1158 u32 *sqn)
f62b8bb8 1159{
f62b8bb8
AV		 1160 void *in;
1161 void *sqc;
1162 void *wq;
1163 int inlen;
1164 int err;
1165
1166 inlen = MLX5_ST_SZ_BYTES(create_sq_in) +
33ad9711 1167 sizeof(u64) * csp->wq_ctrl->buf.npages;
1b9a07ee 1168 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 1169 if (!in)
1170 return -ENOMEM;
1171
1172 sqc = MLX5_ADDR_OF(create_sq_in, in, ctx);
1173 wq = MLX5_ADDR_OF(sqc, sqc, wq);
1174
1175 memcpy(sqc, param->sqc, sizeof(param->sqc));
33ad9711
SM		 1176 MLX5_SET(sqc, sqc, tis_lst_sz, csp->tis_lst_sz);
1177 MLX5_SET(sqc, sqc, tis_num_0, csp->tisn);
1178 MLX5_SET(sqc, sqc, cqn, csp->cqn);
a6f402e4
SM		 1179
1180 if (MLX5_CAP_ETH(mdev, wqe_inline_mode) == MLX5_CAP_INLINE_MODE_VPORT_CONTEXT)
33ad9711 1181 MLX5_SET(sqc, sqc, min_wqe_inline_mode, csp->min_inline_mode);
a6f402e4 1182
33ad9711 1183 MLX5_SET(sqc, sqc, state, MLX5_SQC_STATE_RST);
f62b8bb8
AV		 1184
1185 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_CYCLIC);
a43b25da 1186 MLX5_SET(wq, wq, uar_page, mdev->mlx5e_res.bfreg.index);
33ad9711 1187 MLX5_SET(wq, wq, log_wq_pg_sz, csp->wq_ctrl->buf.page_shift -
68cdf5d6 1188 MLX5_ADAPTER_PAGE_SHIFT);
33ad9711 1189 MLX5_SET64(wq, wq, dbr_addr, csp->wq_ctrl->db.dma);
f62b8bb8 1190
33ad9711 1191 mlx5_fill_page_array(&csp->wq_ctrl->buf, (__be64 *)MLX5_ADDR_OF(wq, wq, pas));
f62b8bb8 1192
33ad9711 1193 err = mlx5_core_create_sq(mdev, in, inlen, sqn);
f62b8bb8
AV		 1194
1195 kvfree(in);
1196
1197 return err;
1198}
1199
33ad9711
SM		 1200struct mlx5e_modify_sq_param {
1201 int curr_state;
1202 int next_state;
1203 bool rl_update;
1204 int rl_index;
1205};
1206
a43b25da 1207static int mlx5e_modify_sq(struct mlx5_core_dev *mdev, u32 sqn,
33ad9711 1208 struct mlx5e_modify_sq_param *p)
f62b8bb8 1209{
f62b8bb8
AV		 1210 void *in;
1211 void *sqc;
1212 int inlen;
1213 int err;
1214
1215 inlen = MLX5_ST_SZ_BYTES(modify_sq_in);
1b9a07ee 1216 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 1217 if (!in)
1218 return -ENOMEM;
1219
1220 sqc = MLX5_ADDR_OF(modify_sq_in, in, ctx);
1221
33ad9711
SM		 1222 MLX5_SET(modify_sq_in, in, sq_state, p->curr_state);
1223 MLX5_SET(sqc, sqc, state, p->next_state);
1224 if (p->rl_update && p->next_state == MLX5_SQC_STATE_RDY) {
507f0c81 1225 MLX5_SET64(modify_sq_in, in, modify_bitmask, 1);
33ad9711 1226 MLX5_SET(sqc, sqc, packet_pacing_rate_limit_index, p->rl_index);
507f0c81 1227 }
f62b8bb8 1228
33ad9711 1229 err = mlx5_core_modify_sq(mdev, sqn, in, inlen);
f62b8bb8
AV		 1230
1231 kvfree(in);
1232
1233 return err;
1234}
1235
a43b25da 1236static void mlx5e_destroy_sq(struct mlx5_core_dev *mdev, u32 sqn)
33ad9711 1237{
a43b25da 1238 mlx5_core_destroy_sq(mdev, sqn);
f62b8bb8
AV		 1239}
1240
a43b25da 1241static int mlx5e_create_sq_rdy(struct mlx5_core_dev *mdev,
31391048
SM		 1242 struct mlx5e_sq_param *param,
1243 struct mlx5e_create_sq_param *csp,
1244 u32 *sqn)
f62b8bb8 1245{
33ad9711 1246 struct mlx5e_modify_sq_param msp = {0};
31391048
SM		 1247 int err;
1248
a43b25da 1249 err = mlx5e_create_sq(mdev, param, csp, sqn);
31391048
SM		 1250 if (err)
1251 return err;
1252
1253 msp.curr_state = MLX5_SQC_STATE_RST;
1254 msp.next_state = MLX5_SQC_STATE_RDY;
a43b25da 1255 err = mlx5e_modify_sq(mdev, *sqn, &msp);
31391048 1256 if (err)
a43b25da 1257 mlx5e_destroy_sq(mdev, *sqn);
31391048
SM		 1258
1259 return err;
1260}
1261
7f859ecf
SM		 1262static int mlx5e_set_sq_maxrate(struct net_device *dev,
1263 struct mlx5e_txqsq *sq, u32 rate);
1264
31391048 1265static int mlx5e_open_txqsq(struct mlx5e_channel *c,
a43b25da 1266 u32 tisn,
acc6c595 1267 int txq_ix,
6a9764ef 1268 struct mlx5e_params *params,
31391048
SM		 1269 struct mlx5e_sq_param *param,
1270 struct mlx5e_txqsq *sq)
1271{
1272 struct mlx5e_create_sq_param csp = {};
7f859ecf 1273 u32 tx_rate;
f62b8bb8
AV		 1274 int err;
1275
6a9764ef 1276 err = mlx5e_alloc_txqsq(c, txq_ix, params, param, sq);
f62b8bb8
AV		 1277 if (err)
1278 return err;
1279
a43b25da 1280 csp.tisn = tisn;
31391048 1281 csp.tis_lst_sz = 1;
33ad9711
SM		 1282 csp.cqn = sq->cq.mcq.cqn;
1283 csp.wq_ctrl = &sq->wq_ctrl;
1284 csp.min_inline_mode = sq->min_inline_mode;
a43b25da 1285 err = mlx5e_create_sq_rdy(c->mdev, param, &csp, &sq->sqn);
f62b8bb8 1286 if (err)
31391048 1287 goto err_free_txqsq;
f62b8bb8 1288
a43b25da 1289 tx_rate = c->priv->tx_rates[sq->txq_ix];
7f859ecf 1290 if (tx_rate)
a43b25da 1291 mlx5e_set_sq_maxrate(c->netdev, sq, tx_rate);
7f859ecf 1292
f62b8bb8
AV		 1293 return 0;
1294
31391048 1295err_free_txqsq:
3b77235b 1296 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
31391048 1297 mlx5e_free_txqsq(sq);
f62b8bb8
AV		 1298
1299 return err;
1300}
1301
acc6c595
SM		 1302static void mlx5e_activate_txqsq(struct mlx5e_txqsq *sq)
1303{
a43b25da 1304 sq->txq = netdev_get_tx_queue(sq->channel->netdev, sq->txq_ix);
acc6c595
SM		 1305 set_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
1306 netdev_tx_reset_queue(sq->txq);
1307 netif_tx_start_queue(sq->txq);
1308}
1309
f62b8bb8
AV		 1310static inline void netif_tx_disable_queue(struct netdev_queue *txq)
1311{
1312 __netif_tx_lock_bh(txq);
1313 netif_tx_stop_queue(txq);
1314 __netif_tx_unlock_bh(txq);
1315}
1316
acc6c595 1317static void mlx5e_deactivate_txqsq(struct mlx5e_txqsq *sq)
f62b8bb8 1318{
33ad9711 1319 struct mlx5e_channel *c = sq->channel;
33ad9711 1320
c0f1147d 1321 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
6e8dd6d6 1322 /* prevent netif_tx_wake_queue */
33ad9711 1323 napi_synchronize(&c->napi);
29429f33 1324
31391048 1325 netif_tx_disable_queue(sq->txq);
f62b8bb8 1326
31391048
SM		 1327 /* last doorbell out, godspeed .. */
1328 if (mlx5e_wqc_has_room_for(&sq->wq, sq->cc, sq->pc, 1)) {
1329 struct mlx5e_tx_wqe *nop;
864b2d71 1330
77bdf895 1331 sq->db.wqe_info[(sq->pc & sq->wq.sz_m1)].skb = NULL;
31391048
SM		 1332 nop = mlx5e_post_nop(&sq->wq, sq->sqn, &sq->pc);
1333 mlx5e_notify_hw(&sq->wq, sq->pc, sq->uar_map, &nop->ctrl);
29429f33 1334 }
acc6c595
SM		 1335}
1336
1337static void mlx5e_close_txqsq(struct mlx5e_txqsq *sq)
1338{
1339 struct mlx5e_channel *c = sq->channel;
a43b25da 1340 struct mlx5_core_dev *mdev = c->mdev;
f62b8bb8 1341
a43b25da 1342 mlx5e_destroy_sq(mdev, sq->sqn);
33ad9711
SM		 1343 if (sq->rate_limit)
1344 mlx5_rl_remove_rate(mdev, sq->rate_limit);
31391048
SM		 1345 mlx5e_free_txqsq_descs(sq);
1346 mlx5e_free_txqsq(sq);
1347}
1348
1349static int mlx5e_open_icosq(struct mlx5e_channel *c,
6a9764ef 1350 struct mlx5e_params *params,
31391048
SM		 1351 struct mlx5e_sq_param *param,
1352 struct mlx5e_icosq *sq)
1353{
1354 struct mlx5e_create_sq_param csp = {};
1355 int err;
1356
6a9764ef 1357 err = mlx5e_alloc_icosq(c, param, sq);
31391048
SM		 1358 if (err)
1359 return err;
1360
1361 csp.cqn = sq->cq.mcq.cqn;
1362 csp.wq_ctrl = &sq->wq_ctrl;
6a9764ef 1363 csp.min_inline_mode = params->tx_min_inline_mode;
31391048 1364 set_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
a43b25da 1365 err = mlx5e_create_sq_rdy(c->mdev, param, &csp, &sq->sqn);
31391048
SM		 1366 if (err)
1367 goto err_free_icosq;
1368
1369 return 0;
1370
1371err_free_icosq:
1372 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
1373 mlx5e_free_icosq(sq);
1374
1375 return err;
1376}
1377
1378static void mlx5e_close_icosq(struct mlx5e_icosq *sq)
1379{
1380 struct mlx5e_channel *c = sq->channel;
1381
1382 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
1383 napi_synchronize(&c->napi);
1384
a43b25da 1385 mlx5e_destroy_sq(c->mdev, sq->sqn);
31391048
SM		 1386 mlx5e_free_icosq(sq);
1387}
1388
1389static int mlx5e_open_xdpsq(struct mlx5e_channel *c,
6a9764ef 1390 struct mlx5e_params *params,
31391048
SM		 1391 struct mlx5e_sq_param *param,
1392 struct mlx5e_xdpsq *sq)
1393{
1394 unsigned int ds_cnt = MLX5E_XDP_TX_DS_COUNT;
1395 struct mlx5e_create_sq_param csp = {};
31391048
SM		 1396 unsigned int inline_hdr_sz = 0;
1397 int err;
1398 int i;
1399
6a9764ef 1400 err = mlx5e_alloc_xdpsq(c, params, param, sq);
31391048
SM		 1401 if (err)
1402 return err;
1403
1404 csp.tis_lst_sz = 1;
a43b25da 1405 csp.tisn = c->priv->tisn[0]; /* tc = 0 */
31391048
SM		 1406 csp.cqn = sq->cq.mcq.cqn;
1407 csp.wq_ctrl = &sq->wq_ctrl;
1408 csp.min_inline_mode = sq->min_inline_mode;
1409 set_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
a43b25da 1410 err = mlx5e_create_sq_rdy(c->mdev, param, &csp, &sq->sqn);
31391048
SM		 1411 if (err)
1412 goto err_free_xdpsq;
1413
1414 if (sq->min_inline_mode != MLX5_INLINE_MODE_NONE) {
1415 inline_hdr_sz = MLX5E_XDP_MIN_INLINE;
1416 ds_cnt++;
1417 }
1418
1419 /* Pre initialize fixed WQE fields */
1420 for (i = 0; i < mlx5_wq_cyc_get_size(&sq->wq); i++) {
1421 struct mlx5e_tx_wqe *wqe = mlx5_wq_cyc_get_wqe(&sq->wq, i);
1422 struct mlx5_wqe_ctrl_seg *cseg = &wqe->ctrl;
1423 struct mlx5_wqe_eth_seg *eseg = &wqe->eth;
1424 struct mlx5_wqe_data_seg *dseg;
1425
1426 cseg->qpn_ds = cpu_to_be32((sq->sqn << 8) | ds_cnt);
1427 eseg->inline_hdr.sz = cpu_to_be16(inline_hdr_sz);
1428
1429 dseg = (struct mlx5_wqe_data_seg *)cseg + (ds_cnt - 1);
1430 dseg->lkey = sq->mkey_be;
1431 }
1432
1433 return 0;
1434
1435err_free_xdpsq:
1436 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
1437 mlx5e_free_xdpsq(sq);
1438
1439 return err;
1440}
1441
1442static void mlx5e_close_xdpsq(struct mlx5e_xdpsq *sq)
1443{
1444 struct mlx5e_channel *c = sq->channel;
1445
1446 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
1447 napi_synchronize(&c->napi);
1448
a43b25da 1449 mlx5e_destroy_sq(c->mdev, sq->sqn);
31391048
SM		 1450 mlx5e_free_xdpsq_descs(sq);
1451 mlx5e_free_xdpsq(sq);
f62b8bb8
AV		 1452}
1453
95b6c6a5
EBE		 1454static int mlx5e_alloc_cq_common(struct mlx5_core_dev *mdev,
1455 struct mlx5e_cq_param *param,
1456 struct mlx5e_cq *cq)
f62b8bb8 1457{
f62b8bb8
AV		 1458 struct mlx5_core_cq *mcq = &cq->mcq;
1459 int eqn_not_used;
0b6e26ce 1460 unsigned int irqn;
f62b8bb8
AV		 1461 int err;
1462 u32 i;
1463
f62b8bb8
AV		 1464 err = mlx5_cqwq_create(mdev, &param->wq, param->cqc, &cq->wq,
1465 &cq->wq_ctrl);
1466 if (err)
1467 return err;
1468
1469 mlx5_vector2eqn(mdev, param->eq_ix, &eqn_not_used, &irqn);
1470
f62b8bb8
AV		 1471 mcq->cqe_sz = 64;
1472 mcq->set_ci_db = cq->wq_ctrl.db.db;
1473 mcq->arm_db = cq->wq_ctrl.db.db + 1;
1474 *mcq->set_ci_db = 0;
1475 *mcq->arm_db = 0;
1476 mcq->vector = param->eq_ix;
1477 mcq->comp = mlx5e_completion_event;
1478 mcq->event = mlx5e_cq_error_event;
1479 mcq->irqn = irqn;
f62b8bb8
AV		 1480
1481 for (i = 0; i < mlx5_cqwq_get_size(&cq->wq); i++) {
1482 struct mlx5_cqe64 *cqe = mlx5_cqwq_get_wqe(&cq->wq, i);
1483
1484 cqe->op_own = 0xf1;
1485 }
1486
a43b25da 1487 cq->mdev = mdev;
f62b8bb8
AV		 1488
1489 return 0;
1490}
1491
95b6c6a5
EBE		 1492static int mlx5e_alloc_cq(struct mlx5e_channel *c,
1493 struct mlx5e_cq_param *param,
1494 struct mlx5e_cq *cq)
1495{
1496 struct mlx5_core_dev *mdev = c->priv->mdev;
1497 int err;
1498
1499 param->wq.buf_numa_node = cpu_to_node(c->cpu);
1500 param->wq.db_numa_node = cpu_to_node(c->cpu);
1501 param->eq_ix = c->ix;
1502
1503 err = mlx5e_alloc_cq_common(mdev, param, cq);
1504
1505 cq->napi = &c->napi;
1506 cq->channel = c;
1507
1508 return err;
1509}
1510
3b77235b 1511static void mlx5e_free_cq(struct mlx5e_cq *cq)
f62b8bb8 1512{
1c1b5228 1513 mlx5_cqwq_destroy(&cq->wq_ctrl);
f62b8bb8
AV		 1514}
1515
3b77235b 1516static int mlx5e_create_cq(struct mlx5e_cq *cq, struct mlx5e_cq_param *param)
f62b8bb8 1517{
a43b25da 1518 struct mlx5_core_dev *mdev = cq->mdev;
f62b8bb8
AV		 1519 struct mlx5_core_cq *mcq = &cq->mcq;
1520
1521 void *in;
1522 void *cqc;
1523 int inlen;
0b6e26ce 1524 unsigned int irqn_not_used;
f62b8bb8
AV		 1525 int eqn;
1526 int err;
1527
1528 inlen = MLX5_ST_SZ_BYTES(create_cq_in) +
1c1b5228 1529 sizeof(u64) * cq->wq_ctrl.frag_buf.npages;
1b9a07ee 1530 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 1531 if (!in)
1532 return -ENOMEM;
1533
1534 cqc = MLX5_ADDR_OF(create_cq_in, in, cq_context);
1535
1536 memcpy(cqc, param->cqc, sizeof(param->cqc));
1537
1c1b5228
TT		 1538 mlx5_fill_page_frag_array(&cq->wq_ctrl.frag_buf,
1539 (__be64 *)MLX5_ADDR_OF(create_cq_in, in, pas));
f62b8bb8
AV		 1540
1541 mlx5_vector2eqn(mdev, param->eq_ix, &eqn, &irqn_not_used);
1542
9908aa29 1543 MLX5_SET(cqc, cqc, cq_period_mode, param->cq_period_mode);
f62b8bb8 1544 MLX5_SET(cqc, cqc, c_eqn, eqn);
30aa60b3 1545 MLX5_SET(cqc, cqc, uar_page, mdev->priv.uar->index);
1c1b5228 1546 MLX5_SET(cqc, cqc, log_page_size, cq->wq_ctrl.frag_buf.page_shift -
68cdf5d6 1547 MLX5_ADAPTER_PAGE_SHIFT);
f62b8bb8
AV		 1548 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma);
1549
1550 err = mlx5_core_create_cq(mdev, mcq, in, inlen);
1551
1552 kvfree(in);
1553
1554 if (err)
1555 return err;
1556
1557 mlx5e_cq_arm(cq);
1558
1559 return 0;
1560}
1561
3b77235b 1562static void mlx5e_destroy_cq(struct mlx5e_cq *cq)
f62b8bb8 1563{
a43b25da 1564 mlx5_core_destroy_cq(cq->mdev, &cq->mcq);
f62b8bb8
AV		 1565}
1566
1567static int mlx5e_open_cq(struct mlx5e_channel *c,
6a9764ef 1568 struct mlx5e_cq_moder moder,
f62b8bb8 1569 struct mlx5e_cq_param *param,
6a9764ef 1570 struct mlx5e_cq *cq)
f62b8bb8 1571{
a43b25da 1572 struct mlx5_core_dev *mdev = c->mdev;
f62b8bb8 1573 int err;
f62b8bb8 1574
3b77235b 1575 err = mlx5e_alloc_cq(c, param, cq);
f62b8bb8
AV		 1576 if (err)
1577 return err;
1578
3b77235b 1579 err = mlx5e_create_cq(cq, param);
f62b8bb8 1580 if (err)
3b77235b 1581 goto err_free_cq;
f62b8bb8 1582
7524a5d8 1583 if (MLX5_CAP_GEN(mdev, cq_moderation))
6a9764ef 1584 mlx5_core_modify_cq_moderation(mdev, &cq->mcq, moder.usec, moder.pkts);
f62b8bb8
AV		 1585 return 0;
1586
3b77235b
SM		 1587err_free_cq:
1588 mlx5e_free_cq(cq);
f62b8bb8
AV		 1589
1590 return err;
1591}
1592
1593static void mlx5e_close_cq(struct mlx5e_cq *cq)
1594{
f62b8bb8 1595 mlx5e_destroy_cq(cq);
3b77235b 1596 mlx5e_free_cq(cq);
f62b8bb8
AV		 1597}
1598
1599static int mlx5e_get_cpu(struct mlx5e_priv *priv, int ix)
1600{
1601 return cpumask_first(priv->mdev->priv.irq_info[ix].mask);
1602}
1603
1604static int mlx5e_open_tx_cqs(struct mlx5e_channel *c,
6a9764ef 1605 struct mlx5e_params *params,
f62b8bb8
AV		 1606 struct mlx5e_channel_param *cparam)
1607{
f62b8bb8
AV		 1608 int err;
1609 int tc;
1610
1611 for (tc = 0; tc < c->num_tc; tc++) {
6a9764ef
SM		 1612 err = mlx5e_open_cq(c, params->tx_cq_moderation,
1613 &cparam->tx_cq, &c->sq[tc].cq);
f62b8bb8
AV		 1614 if (err)
1615 goto err_close_tx_cqs;
f62b8bb8
AV		 1616 }
1617
1618 return 0;
1619
1620err_close_tx_cqs:
1621 for (tc--; tc >= 0; tc--)
1622 mlx5e_close_cq(&c->sq[tc].cq);
1623
1624 return err;
1625}
1626
1627static void mlx5e_close_tx_cqs(struct mlx5e_channel *c)
1628{
1629 int tc;
1630
1631 for (tc = 0; tc < c->num_tc; tc++)
1632 mlx5e_close_cq(&c->sq[tc].cq);
1633}
1634
1635static int mlx5e_open_sqs(struct mlx5e_channel *c,
6a9764ef 1636 struct mlx5e_params *params,
f62b8bb8
AV		 1637 struct mlx5e_channel_param *cparam)
1638{
1639 int err;
1640 int tc;
1641
6a9764ef
SM		 1642 for (tc = 0; tc < params->num_tc; tc++) {
1643 int txq_ix = c->ix + tc * params->num_channels;
acc6c595 1644
a43b25da
SM		 1645 err = mlx5e_open_txqsq(c, c->priv->tisn[tc], txq_ix,
1646 params, &cparam->sq, &c->sq[tc]);
f62b8bb8
AV		 1647 if (err)
1648 goto err_close_sqs;
1649 }
1650
1651 return 0;
1652
1653err_close_sqs:
1654 for (tc--; tc >= 0; tc--)
31391048 1655 mlx5e_close_txqsq(&c->sq[tc]);
f62b8bb8
AV		 1656
1657 return err;
1658}
1659
1660static void mlx5e_close_sqs(struct mlx5e_channel *c)
1661{
1662 int tc;
1663
1664 for (tc = 0; tc < c->num_tc; tc++)
31391048 1665 mlx5e_close_txqsq(&c->sq[tc]);
f62b8bb8
AV		 1666}
1667
507f0c81 1668static int mlx5e_set_sq_maxrate(struct net_device *dev,
31391048 1669 struct mlx5e_txqsq *sq, u32 rate)
507f0c81
YP		 1670{
1671 struct mlx5e_priv *priv = netdev_priv(dev);
1672 struct mlx5_core_dev *mdev = priv->mdev;
33ad9711 1673 struct mlx5e_modify_sq_param msp = {0};
507f0c81
YP		 1674 u16 rl_index = 0;
1675 int err;
1676
1677 if (rate == sq->rate_limit)
1678 /* nothing to do */
1679 return 0;
1680
1681 if (sq->rate_limit)
1682 /* remove current rl index to free space to next ones */
1683 mlx5_rl_remove_rate(mdev, sq->rate_limit);
1684
1685 sq->rate_limit = 0;
1686
1687 if (rate) {
1688 err = mlx5_rl_add_rate(mdev, rate, &rl_index);
1689 if (err) {
1690 netdev_err(dev, "Failed configuring rate %u: %d\n",
1691 rate, err);
1692 return err;
1693 }
1694 }
1695
33ad9711
SM		 1696 msp.curr_state = MLX5_SQC_STATE_RDY;
1697 msp.next_state = MLX5_SQC_STATE_RDY;
1698 msp.rl_index = rl_index;
1699 msp.rl_update = true;
a43b25da 1700 err = mlx5e_modify_sq(mdev, sq->sqn, &msp);
507f0c81
YP		 1701 if (err) {
1702 netdev_err(dev, "Failed configuring rate %u: %d\n",
1703 rate, err);
1704 /* remove the rate from the table */
1705 if (rate)
1706 mlx5_rl_remove_rate(mdev, rate);
1707 return err;
1708 }
1709
1710 sq->rate_limit = rate;
1711 return 0;
1712}
1713
1714static int mlx5e_set_tx_maxrate(struct net_device *dev, int index, u32 rate)
1715{
1716 struct mlx5e_priv *priv = netdev_priv(dev);
1717 struct mlx5_core_dev *mdev = priv->mdev;
acc6c595 1718 struct mlx5e_txqsq *sq = priv->txq2sq[index];
507f0c81
YP		 1719 int err = 0;
1720
1721 if (!mlx5_rl_is_supported(mdev)) {
1722 netdev_err(dev, "Rate limiting is not supported on this device\n");
1723 return -EINVAL;
1724 }
1725
1726 /* rate is given in Mb/sec, HW config is in Kb/sec */
1727 rate = rate << 10;
1728
1729 /* Check whether rate in valid range, 0 is always valid */
1730 if (rate && !mlx5_rl_is_in_range(mdev, rate)) {
1731 netdev_err(dev, "TX rate %u, is not in range\n", rate);
1732 return -ERANGE;
1733 }
1734
1735 mutex_lock(&priv->state_lock);
1736 if (test_bit(MLX5E_STATE_OPENED, &priv->state))
1737 err = mlx5e_set_sq_maxrate(dev, sq, rate);
1738 if (!err)
1739 priv->tx_rates[index] = rate;
1740 mutex_unlock(&priv->state_lock);
1741
1742 return err;
1743}
1744
f62b8bb8 1745static int mlx5e_open_channel(struct mlx5e_priv *priv, int ix,
6a9764ef 1746 struct mlx5e_params *params,
f62b8bb8
AV		 1747 struct mlx5e_channel_param *cparam,
1748 struct mlx5e_channel **cp)
1749{
6a9764ef 1750 struct mlx5e_cq_moder icocq_moder = {0, 0};
f62b8bb8
AV		 1751 struct net_device *netdev = priv->netdev;
1752 int cpu = mlx5e_get_cpu(priv, ix);
1753 struct mlx5e_channel *c;
1754 int err;
1755
1756 c = kzalloc_node(sizeof(*c), GFP_KERNEL, cpu_to_node(cpu));
1757 if (!c)
1758 return -ENOMEM;
1759
1760 c->priv = priv;
a43b25da
SM		 1761 c->mdev = priv->mdev;
1762 c->tstamp = &priv->tstamp;
f62b8bb8
AV		 1763 c->ix = ix;
1764 c->cpu = cpu;
1765 c->pdev = &priv->mdev->pdev->dev;
1766 c->netdev = priv->netdev;
b50d292b 1767 c->mkey_be = cpu_to_be32(priv->mdev->mlx5e_res.mkey.key);
6a9764ef
SM		 1768 c->num_tc = params->num_tc;
1769 c->xdp = !!params->xdp_prog;
cb3c7fd4 1770
f62b8bb8
AV		 1771 netif_napi_add(netdev, &c->napi, mlx5e_napi_poll, 64);
1772
6a9764ef 1773 err = mlx5e_open_cq(c, icocq_moder, &cparam->icosq_cq, &c->icosq.cq);
f62b8bb8
AV		 1774 if (err)
1775 goto err_napi_del;
1776
6a9764ef 1777 err = mlx5e_open_tx_cqs(c, params, cparam);
d3c9bc27
TT		 1778 if (err)
1779 goto err_close_icosq_cq;
1780
6a9764ef 1781 err = mlx5e_open_cq(c, params->rx_cq_moderation, &cparam->rx_cq, &c->rq.cq);
f62b8bb8
AV		 1782 if (err)
1783 goto err_close_tx_cqs;
f62b8bb8 1784
d7a0ecab 1785 /* XDP SQ CQ params are same as normal TXQ sq CQ params */
6a9764ef
SM		 1786 err = c->xdp ? mlx5e_open_cq(c, params->tx_cq_moderation,
1787 &cparam->tx_cq, &c->rq.xdpsq.cq) : 0;
d7a0ecab
SM		 1788 if (err)
1789 goto err_close_rx_cq;
1790
f62b8bb8
AV		 1791 napi_enable(&c->napi);
1792
6a9764ef 1793 err = mlx5e_open_icosq(c, params, &cparam->icosq, &c->icosq);
f62b8bb8
AV		 1794 if (err)
1795 goto err_disable_napi;
1796
6a9764ef 1797 err = mlx5e_open_sqs(c, params, cparam);
d3c9bc27
TT		 1798 if (err)
1799 goto err_close_icosq;
1800
6a9764ef 1801 err = c->xdp ? mlx5e_open_xdpsq(c, params, &cparam->xdp_sq, &c->rq.xdpsq) : 0;
d7a0ecab
SM		 1802 if (err)
1803 goto err_close_sqs;
b5503b99 1804
6a9764ef 1805 err = mlx5e_open_rq(c, params, &cparam->rq, &c->rq);
f62b8bb8 1806 if (err)
b5503b99 1807 goto err_close_xdp_sq;
f62b8bb8 1808
f62b8bb8
AV		 1809 *cp = c;
1810
1811 return 0;
b5503b99 1812err_close_xdp_sq:
d7a0ecab 1813 if (c->xdp)
31391048 1814 mlx5e_close_xdpsq(&c->rq.xdpsq);
f62b8bb8
AV		 1815
1816err_close_sqs:
1817 mlx5e_close_sqs(c);
1818
d3c9bc27 1819err_close_icosq:
31391048 1820 mlx5e_close_icosq(&c->icosq);
d3c9bc27 1821
f62b8bb8
AV		 1822err_disable_napi:
1823 napi_disable(&c->napi);
d7a0ecab 1824 if (c->xdp)
31871f87 1825 mlx5e_close_cq(&c->rq.xdpsq.cq);
d7a0ecab
SM		 1826
1827err_close_rx_cq:
f62b8bb8
AV		 1828 mlx5e_close_cq(&c->rq.cq);
1829
1830err_close_tx_cqs:
1831 mlx5e_close_tx_cqs(c);
1832
d3c9bc27
TT		 1833err_close_icosq_cq:
1834 mlx5e_close_cq(&c->icosq.cq);
1835
f62b8bb8
AV		 1836err_napi_del:
1837 netif_napi_del(&c->napi);
1838 kfree(c);
1839
1840 return err;
1841}
1842
acc6c595
SM		 1843static void mlx5e_activate_channel(struct mlx5e_channel *c)
1844{
1845 int tc;
1846
1847 for (tc = 0; tc < c->num_tc; tc++)
1848 mlx5e_activate_txqsq(&c->sq[tc]);
1849 mlx5e_activate_rq(&c->rq);
a43b25da 1850 netif_set_xps_queue(c->netdev, get_cpu_mask(c->cpu), c->ix);
acc6c595
SM		 1851}
1852
1853static void mlx5e_deactivate_channel(struct mlx5e_channel *c)
1854{
1855 int tc;
1856
1857 mlx5e_deactivate_rq(&c->rq);
1858 for (tc = 0; tc < c->num_tc; tc++)
1859 mlx5e_deactivate_txqsq(&c->sq[tc]);
1860}
1861
f62b8bb8
AV		 1862static void mlx5e_close_channel(struct mlx5e_channel *c)
1863{
1864 mlx5e_close_rq(&c->rq);
b5503b99 1865 if (c->xdp)
31391048 1866 mlx5e_close_xdpsq(&c->rq.xdpsq);
f62b8bb8 1867 mlx5e_close_sqs(c);
31391048 1868 mlx5e_close_icosq(&c->icosq);
f62b8bb8 1869 napi_disable(&c->napi);
b5503b99 1870 if (c->xdp)
31871f87 1871 mlx5e_close_cq(&c->rq.xdpsq.cq);
f62b8bb8
AV		 1872 mlx5e_close_cq(&c->rq.cq);
1873 mlx5e_close_tx_cqs(c);
d3c9bc27 1874 mlx5e_close_cq(&c->icosq.cq);
f62b8bb8 1875 netif_napi_del(&c->napi);
7ae92ae5 1876
f62b8bb8
AV		 1877 kfree(c);
1878}
1879
1880static void mlx5e_build_rq_param(struct mlx5e_priv *priv,
6a9764ef 1881 struct mlx5e_params *params,
f62b8bb8
AV		 1882 struct mlx5e_rq_param *param)
1883{
1884 void *rqc = param->rqc;
1885 void *wq = MLX5_ADDR_OF(rqc, rqc, wq);
1886
6a9764ef 1887 switch (params->rq_wq_type) {
461017cb 1888 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
6a9764ef
SM		 1889 MLX5_SET(wq, wq, log_wqe_num_of_strides, params->mpwqe_log_num_strides - 9);
1890 MLX5_SET(wq, wq, log_wqe_stride_size, params->mpwqe_log_stride_sz - 6);
461017cb
TT		 1891 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ);
1892 break;
1893 default: /* MLX5_WQ_TYPE_LINKED_LIST */
1894 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST);
1895 }
1896
f62b8bb8
AV		 1897 MLX5_SET(wq, wq, end_padding_mode, MLX5_WQ_END_PAD_MODE_ALIGN);
1898 MLX5_SET(wq, wq, log_wq_stride, ilog2(sizeof(struct mlx5e_rx_wqe)));
6a9764ef 1899 MLX5_SET(wq, wq, log_wq_sz, params->log_rq_size);
b50d292b 1900 MLX5_SET(wq, wq, pd, priv->mdev->mlx5e_res.pdn);
593cf338 1901 MLX5_SET(rqc, rqc, counter_set_id, priv->q_counter);
6a9764ef 1902 MLX5_SET(rqc, rqc, vsd, params->vlan_strip_disable);
102722fc 1903 MLX5_SET(rqc, rqc, scatter_fcs, params->scatter_fcs_en);
f62b8bb8 1904
311c7c71 1905 param->wq.buf_numa_node = dev_to_node(&priv->mdev->pdev->dev);
f62b8bb8
AV		 1906 param->wq.linear = 1;
1907}
1908
556dd1b9
TT		 1909static void mlx5e_build_drop_rq_param(struct mlx5e_rq_param *param)
1910{
1911 void *rqc = param->rqc;
1912 void *wq = MLX5_ADDR_OF(rqc, rqc, wq);
1913
1914 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST);
1915 MLX5_SET(wq, wq, log_wq_stride, ilog2(sizeof(struct mlx5e_rx_wqe)));
1916}
1917
d3c9bc27
TT		 1918static void mlx5e_build_sq_param_common(struct mlx5e_priv *priv,
1919 struct mlx5e_sq_param *param)
f62b8bb8
AV		 1920{
1921 void *sqc = param->sqc;
1922 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1923
f62b8bb8 1924 MLX5_SET(wq, wq, log_wq_stride, ilog2(MLX5_SEND_WQE_BB));
b50d292b 1925 MLX5_SET(wq, wq, pd, priv->mdev->mlx5e_res.pdn);
f62b8bb8 1926
311c7c71 1927 param->wq.buf_numa_node = dev_to_node(&priv->mdev->pdev->dev);
d3c9bc27
TT		 1928}
1929
1930static void mlx5e_build_sq_param(struct mlx5e_priv *priv,
6a9764ef 1931 struct mlx5e_params *params,
d3c9bc27
TT		 1932 struct mlx5e_sq_param *param)
1933{
1934 void *sqc = param->sqc;
1935 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1936
1937 mlx5e_build_sq_param_common(priv, param);
6a9764ef 1938 MLX5_SET(wq, wq, log_wq_sz, params->log_sq_size);
2ac9cfe7 1939 MLX5_SET(sqc, sqc, allow_swp, !!MLX5_IPSEC_DEV(priv->mdev));
f62b8bb8
AV		 1940}
1941
1942static void mlx5e_build_common_cq_param(struct mlx5e_priv *priv,
1943 struct mlx5e_cq_param *param)
1944{
1945 void *cqc = param->cqc;
1946
30aa60b3 1947 MLX5_SET(cqc, cqc, uar_page, priv->mdev->priv.uar->index);
f62b8bb8
AV		 1948}
1949
1950static void mlx5e_build_rx_cq_param(struct mlx5e_priv *priv,
6a9764ef 1951 struct mlx5e_params *params,
f62b8bb8
AV		 1952 struct mlx5e_cq_param *param)
1953{
1954 void *cqc = param->cqc;
461017cb 1955 u8 log_cq_size;
f62b8bb8 1956
6a9764ef 1957 switch (params->rq_wq_type) {
461017cb 1958 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
6a9764ef 1959 log_cq_size = params->log_rq_size + params->mpwqe_log_num_strides;
461017cb
TT		 1960 break;
1961 default: /* MLX5_WQ_TYPE_LINKED_LIST */
6a9764ef 1962 log_cq_size = params->log_rq_size;
461017cb
TT		 1963 }
1964
1965 MLX5_SET(cqc, cqc, log_cq_size, log_cq_size);
6a9764ef 1966 if (MLX5E_GET_PFLAG(params, MLX5E_PFLAG_RX_CQE_COMPRESS)) {
7219ab34
TT		 1967 MLX5_SET(cqc, cqc, mini_cqe_res_format, MLX5_CQE_FORMAT_CSUM);
1968 MLX5_SET(cqc, cqc, cqe_comp_en, 1);
1969 }
f62b8bb8
AV		 1970
1971 mlx5e_build_common_cq_param(priv, param);
1972}
1973
1974static void mlx5e_build_tx_cq_param(struct mlx5e_priv *priv,
6a9764ef 1975 struct mlx5e_params *params,
f62b8bb8
AV		 1976 struct mlx5e_cq_param *param)
1977{
1978 void *cqc = param->cqc;
1979
6a9764ef 1980 MLX5_SET(cqc, cqc, log_cq_size, params->log_sq_size);
f62b8bb8
AV		 1981
1982 mlx5e_build_common_cq_param(priv, param);
9908aa29
TT		 1983
1984 param->cq_period_mode = MLX5_CQ_PERIOD_MODE_START_FROM_EQE;
f62b8bb8
AV		 1985}
1986
d3c9bc27 1987static void mlx5e_build_ico_cq_param(struct mlx5e_priv *priv,
6a9764ef
SM		 1988 u8 log_wq_size,
1989 struct mlx5e_cq_param *param)
d3c9bc27
TT		 1990{
1991 void *cqc = param->cqc;
1992
1993 MLX5_SET(cqc, cqc, log_cq_size, log_wq_size);
1994
1995 mlx5e_build_common_cq_param(priv, param);
9908aa29
TT		 1996
1997 param->cq_period_mode = MLX5_CQ_PERIOD_MODE_START_FROM_EQE;
d3c9bc27
TT		 1998}
1999
2000static void mlx5e_build_icosq_param(struct mlx5e_priv *priv,
6a9764ef
SM		 2001 u8 log_wq_size,
2002 struct mlx5e_sq_param *param)
d3c9bc27
TT		 2003{
2004 void *sqc = param->sqc;
2005 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
2006
2007 mlx5e_build_sq_param_common(priv, param);
2008
2009 MLX5_SET(wq, wq, log_wq_sz, log_wq_size);
bc77b240 2010 MLX5_SET(sqc, sqc, reg_umr, MLX5_CAP_ETH(priv->mdev, reg_umr_sq));
d3c9bc27
TT		 2011}
2012
b5503b99 2013static void mlx5e_build_xdpsq_param(struct mlx5e_priv *priv,
6a9764ef 2014 struct mlx5e_params *params,
b5503b99
SM		 2015 struct mlx5e_sq_param *param)
2016{
2017 void *sqc = param->sqc;
2018 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
2019
2020 mlx5e_build_sq_param_common(priv, param);
6a9764ef 2021 MLX5_SET(wq, wq, log_wq_sz, params->log_sq_size);
b5503b99
SM		 2022}
2023
6a9764ef
SM		 2024static void mlx5e_build_channel_param(struct mlx5e_priv *priv,
2025 struct mlx5e_params *params,
2026 struct mlx5e_channel_param *cparam)
f62b8bb8 2027{
bc77b240 2028 u8 icosq_log_wq_sz = MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE;
d3c9bc27 2029
6a9764ef
SM		 2030 mlx5e_build_rq_param(priv, params, &cparam->rq);
2031 mlx5e_build_sq_param(priv, params, &cparam->sq);
2032 mlx5e_build_xdpsq_param(priv, params, &cparam->xdp_sq);
2033 mlx5e_build_icosq_param(priv, icosq_log_wq_sz, &cparam->icosq);
2034 mlx5e_build_rx_cq_param(priv, params, &cparam->rx_cq);
2035 mlx5e_build_tx_cq_param(priv, params, &cparam->tx_cq);
2036 mlx5e_build_ico_cq_param(priv, icosq_log_wq_sz, &cparam->icosq_cq);
f62b8bb8
AV		 2037}
2038
55c2503d
SM		 2039int mlx5e_open_channels(struct mlx5e_priv *priv,
2040 struct mlx5e_channels *chs)
f62b8bb8 2041{
6b87663f 2042 struct mlx5e_channel_param *cparam;
03289b88 2043 int err = -ENOMEM;
f62b8bb8 2044 int i;
f62b8bb8 2045
6a9764ef 2046 chs->num = chs->params.num_channels;
03289b88 2047
ff9c852f 2048 chs->c = kcalloc(chs->num, sizeof(struct mlx5e_channel *), GFP_KERNEL);
6b87663f 2049 cparam = kzalloc(sizeof(struct mlx5e_channel_param), GFP_KERNEL);
acc6c595
SM		 2050 if (!chs->c || !cparam)
2051 goto err_free;
f62b8bb8 2052
6a9764ef 2053 mlx5e_build_channel_param(priv, &chs->params, cparam);
ff9c852f 2054 for (i = 0; i < chs->num; i++) {
6a9764ef 2055 err = mlx5e_open_channel(priv, i, &chs->params, cparam, &chs->c[i]);
f62b8bb8
AV		 2056 if (err)
2057 goto err_close_channels;
2058 }
2059
6b87663f 2060 kfree(cparam);
f62b8bb8
AV		 2061 return 0;
2062
2063err_close_channels:
2064 for (i--; i >= 0; i--)
ff9c852f 2065 mlx5e_close_channel(chs->c[i]);
f62b8bb8 2066
acc6c595 2067err_free:
ff9c852f 2068 kfree(chs->c);
6b87663f 2069 kfree(cparam);
ff9c852f 2070 chs->num = 0;
f62b8bb8
AV		 2071 return err;
2072}
2073
acc6c595 2074static void mlx5e_activate_channels(struct mlx5e_channels *chs)
f62b8bb8
AV		 2075{
2076 int i;
2077
acc6c595
SM		 2078 for (i = 0; i < chs->num; i++)
2079 mlx5e_activate_channel(chs->c[i]);
2080}
2081
2082static int mlx5e_wait_channels_min_rx_wqes(struct mlx5e_channels *chs)
2083{
2084 int err = 0;
2085 int i;
2086
2087 for (i = 0; i < chs->num; i++) {
2088 err = mlx5e_wait_for_min_rx_wqes(&chs->c[i]->rq);
2089 if (err)
2090 break;
2091 }
2092
2093 return err;
2094}
2095
2096static void mlx5e_deactivate_channels(struct mlx5e_channels *chs)
2097{
2098 int i;
2099
2100 for (i = 0; i < chs->num; i++)
2101 mlx5e_deactivate_channel(chs->c[i]);
2102}
2103
55c2503d 2104void mlx5e_close_channels(struct mlx5e_channels *chs)
acc6c595
SM		 2105{
2106 int i;
c3b7c5c9 2107
ff9c852f
SM		 2108 for (i = 0; i < chs->num; i++)
2109 mlx5e_close_channel(chs->c[i]);
f62b8bb8 2110
ff9c852f
SM		 2111 kfree(chs->c);
2112 chs->num = 0;
f62b8bb8
AV		 2113}
2114
a5f97fee
SM		 2115static int
2116mlx5e_create_rqt(struct mlx5e_priv *priv, int sz, struct mlx5e_rqt *rqt)
f62b8bb8
AV		 2117{
2118 struct mlx5_core_dev *mdev = priv->mdev;
f62b8bb8
AV		 2119 void *rqtc;
2120 int inlen;
2121 int err;
1da36696 2122 u32 *in;
a5f97fee 2123 int i;
f62b8bb8 2124
f62b8bb8 2125 inlen = MLX5_ST_SZ_BYTES(create_rqt_in) + sizeof(u32) * sz;
1b9a07ee 2126 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 2127 if (!in)
2128 return -ENOMEM;
2129
2130 rqtc = MLX5_ADDR_OF(create_rqt_in, in, rqt_context);
2131
2132 MLX5_SET(rqtc, rqtc, rqt_actual_size, sz);
2133 MLX5_SET(rqtc, rqtc, rqt_max_size, sz);
2134
a5f97fee
SM		 2135 for (i = 0; i < sz; i++)
2136 MLX5_SET(rqtc, rqtc, rq_num[i], priv->drop_rq.rqn);
2be6967c 2137
398f3351
HHZ		 2138 err = mlx5_core_create_rqt(mdev, in, inlen, &rqt->rqtn);
2139 if (!err)
2140 rqt->enabled = true;
f62b8bb8
AV		 2141
2142 kvfree(in);
1da36696
TT		 2143 return err;
2144}
2145
cb67b832 2146void mlx5e_destroy_rqt(struct mlx5e_priv *priv, struct mlx5e_rqt *rqt)
1da36696 2147{
398f3351
HHZ		 2148 rqt->enabled = false;
2149 mlx5_core_destroy_rqt(priv->mdev, rqt->rqtn);
1da36696
TT		 2150}
2151
8f493ffd 2152int mlx5e_create_indirect_rqt(struct mlx5e_priv *priv)
6bfd390b
HHZ		 2153{
2154 struct mlx5e_rqt *rqt = &priv->indir_rqt;
8f493ffd 2155 int err;
6bfd390b 2156
8f493ffd
SM		 2157 err = mlx5e_create_rqt(priv, MLX5E_INDIR_RQT_SIZE, rqt);
2158 if (err)
2159 mlx5_core_warn(priv->mdev, "create indirect rqts failed, %d\n", err);
2160 return err;
6bfd390b
HHZ		 2161}
2162
cb67b832 2163int mlx5e_create_direct_rqts(struct mlx5e_priv *priv)
1da36696 2164{
398f3351 2165 struct mlx5e_rqt *rqt;
1da36696
TT		 2166 int err;
2167 int ix;
2168
6bfd390b 2169 for (ix = 0; ix < priv->profile->max_nch(priv->mdev); ix++) {
398f3351 2170 rqt = &priv->direct_tir[ix].rqt;
a5f97fee 2171 err = mlx5e_create_rqt(priv, 1 /*size */, rqt);
1da36696
TT		 2172 if (err)
2173 goto err_destroy_rqts;
2174 }
2175
2176 return 0;
2177
2178err_destroy_rqts:
8f493ffd 2179 mlx5_core_warn(priv->mdev, "create direct rqts failed, %d\n", err);
1da36696 2180 for (ix--; ix >= 0; ix--)
398f3351 2181 mlx5e_destroy_rqt(priv, &priv->direct_tir[ix].rqt);
1da36696 2182
f62b8bb8
AV		 2183 return err;
2184}
2185
8f493ffd
SM		 2186void mlx5e_destroy_direct_rqts(struct mlx5e_priv *priv)
2187{
2188 int i;
2189
2190 for (i = 0; i < priv->profile->max_nch(priv->mdev); i++)
2191 mlx5e_destroy_rqt(priv, &priv->direct_tir[i].rqt);
2192}
2193
a5f97fee
SM		 2194static int mlx5e_rx_hash_fn(int hfunc)
2195{
2196 return (hfunc == ETH_RSS_HASH_TOP) ?
2197 MLX5_RX_HASH_FN_TOEPLITZ :
2198 MLX5_RX_HASH_FN_INVERTED_XOR8;
2199}
2200
2201static int mlx5e_bits_invert(unsigned long a, int size)
2202{
2203 int inv = 0;
2204 int i;
2205
2206 for (i = 0; i < size; i++)
2207 inv |= (test_bit(size - i - 1, &a) ? 1 : 0) << i;
2208
2209 return inv;
2210}
2211
2212static void mlx5e_fill_rqt_rqns(struct mlx5e_priv *priv, int sz,
2213 struct mlx5e_redirect_rqt_param rrp, void *rqtc)
2214{
2215 int i;
2216
2217 for (i = 0; i < sz; i++) {
2218 u32 rqn;
2219
2220 if (rrp.is_rss) {
2221 int ix = i;
2222
2223 if (rrp.rss.hfunc == ETH_RSS_HASH_XOR)
2224 ix = mlx5e_bits_invert(i, ilog2(sz));
2225
6a9764ef 2226 ix = priv->channels.params.indirection_rqt[ix];
a5f97fee
SM		 2227 rqn = rrp.rss.channels->c[ix]->rq.rqn;
2228 } else {
2229 rqn = rrp.rqn;
2230 }
2231 MLX5_SET(rqtc, rqtc, rq_num[i], rqn);
2232 }
2233}
2234
2235int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz,
2236 struct mlx5e_redirect_rqt_param rrp)
5c50368f
AS		 2237{
2238 struct mlx5_core_dev *mdev = priv->mdev;
5c50368f
AS		 2239 void *rqtc;
2240 int inlen;
1da36696 2241 u32 *in;
5c50368f
AS		 2242 int err;
2243
5c50368f 2244 inlen = MLX5_ST_SZ_BYTES(modify_rqt_in) + sizeof(u32) * sz;
1b9a07ee 2245 in = kvzalloc(inlen, GFP_KERNEL);
5c50368f
AS		 2246 if (!in)
2247 return -ENOMEM;
2248
2249 rqtc = MLX5_ADDR_OF(modify_rqt_in, in, ctx);
2250
2251 MLX5_SET(rqtc, rqtc, rqt_actual_size, sz);
5c50368f 2252 MLX5_SET(modify_rqt_in, in, bitmask.rqn_list, 1);
a5f97fee 2253 mlx5e_fill_rqt_rqns(priv, sz, rrp, rqtc);
1da36696 2254 err = mlx5_core_modify_rqt(mdev, rqtn, in, inlen);
5c50368f
AS		 2255
2256 kvfree(in);
5c50368f
AS		 2257 return err;
2258}
2259
a5f97fee
SM		 2260static u32 mlx5e_get_direct_rqn(struct mlx5e_priv *priv, int ix,
2261 struct mlx5e_redirect_rqt_param rrp)
2262{
2263 if (!rrp.is_rss)
2264 return rrp.rqn;
2265
2266 if (ix >= rrp.rss.channels->num)
2267 return priv->drop_rq.rqn;
2268
2269 return rrp.rss.channels->c[ix]->rq.rqn;
2270}
2271
2272static void mlx5e_redirect_rqts(struct mlx5e_priv *priv,
2273 struct mlx5e_redirect_rqt_param rrp)
40ab6a6e 2274{
1da36696
TT		 2275 u32 rqtn;
2276 int ix;
2277
398f3351 2278 if (priv->indir_rqt.enabled) {
a5f97fee 2279 /* RSS RQ table */
398f3351 2280 rqtn = priv->indir_rqt.rqtn;
a5f97fee 2281 mlx5e_redirect_rqt(priv, rqtn, MLX5E_INDIR_RQT_SIZE, rrp);
398f3351
HHZ		 2282 }
2283
a5f97fee
SM		 2284 for (ix = 0; ix < priv->profile->max_nch(priv->mdev); ix++) {
2285 struct mlx5e_redirect_rqt_param direct_rrp = {
2286 .is_rss = false,
95632791
AM		 2287 {
2288 .rqn = mlx5e_get_direct_rqn(priv, ix, rrp)
2289 },
a5f97fee
SM		 2290 };
2291
2292 /* Direct RQ Tables */
398f3351
HHZ		 2293 if (!priv->direct_tir[ix].rqt.enabled)
2294 continue;
a5f97fee 2295
398f3351 2296 rqtn = priv->direct_tir[ix].rqt.rqtn;
a5f97fee 2297 mlx5e_redirect_rqt(priv, rqtn, 1, direct_rrp);
1da36696 2298 }
40ab6a6e
AS		 2299}
2300
a5f97fee
SM		 2301static void mlx5e_redirect_rqts_to_channels(struct mlx5e_priv *priv,
2302 struct mlx5e_channels *chs)
2303{
2304 struct mlx5e_redirect_rqt_param rrp = {
2305 .is_rss = true,
95632791
AM		 2306 {
2307 .rss = {
2308 .channels = chs,
2309 .hfunc = chs->params.rss_hfunc,
2310 }
2311 },
a5f97fee
SM		 2312 };
2313
2314 mlx5e_redirect_rqts(priv, rrp);
2315}
2316
2317static void mlx5e_redirect_rqts_to_drop(struct mlx5e_priv *priv)
2318{
2319 struct mlx5e_redirect_rqt_param drop_rrp = {
2320 .is_rss = false,
95632791
AM		 2321 {
2322 .rqn = priv->drop_rq.rqn,
2323 },
a5f97fee
SM		 2324 };
2325
2326 mlx5e_redirect_rqts(priv, drop_rrp);
2327}
2328
6a9764ef 2329static void mlx5e_build_tir_ctx_lro(struct mlx5e_params *params, void *tirc)
5c50368f 2330{
6a9764ef 2331 if (!params->lro_en)
5c50368f
AS		 2332 return;
2333
2334#define ROUGH_MAX_L2_L3_HDR_SZ 256
2335
2336 MLX5_SET(tirc, tirc, lro_enable_mask,
2337 MLX5_TIRC_LRO_ENABLE_MASK_IPV4_LRO |
2338 MLX5_TIRC_LRO_ENABLE_MASK_IPV6_LRO);
2339 MLX5_SET(tirc, tirc, lro_max_ip_payload_size,
6a9764ef
SM		 2340 (params->lro_wqe_sz - ROUGH_MAX_L2_L3_HDR_SZ) >> 8);
2341 MLX5_SET(tirc, tirc, lro_timeout_period_usecs, params->lro_timeout);
5c50368f
AS		 2342}
2343
6a9764ef
SM		 2344void mlx5e_build_indir_tir_ctx_hash(struct mlx5e_params *params,
2345 enum mlx5e_traffic_types tt,
2346 void *tirc)
bdfc028d 2347{
a100ff3e
GP		 2348 void *hfso = MLX5_ADDR_OF(tirc, tirc, rx_hash_field_selector_outer);
2349
2350#define MLX5_HASH_IP (MLX5_HASH_FIELD_SEL_SRC_IP |\
2351 MLX5_HASH_FIELD_SEL_DST_IP)
2352
2353#define MLX5_HASH_IP_L4PORTS (MLX5_HASH_FIELD_SEL_SRC_IP |\
2354 MLX5_HASH_FIELD_SEL_DST_IP |\
2355 MLX5_HASH_FIELD_SEL_L4_SPORT |\
2356 MLX5_HASH_FIELD_SEL_L4_DPORT)
2357
2358#define MLX5_HASH_IP_IPSEC_SPI (MLX5_HASH_FIELD_SEL_SRC_IP |\
2359 MLX5_HASH_FIELD_SEL_DST_IP |\
2360 MLX5_HASH_FIELD_SEL_IPSEC_SPI)
2361
6a9764ef
SM		 2362 MLX5_SET(tirc, tirc, rx_hash_fn, mlx5e_rx_hash_fn(params->rss_hfunc));
2363 if (params->rss_hfunc == ETH_RSS_HASH_TOP) {
bdfc028d
TT		 2364 void *rss_key = MLX5_ADDR_OF(tirc, tirc,
2365 rx_hash_toeplitz_key);
2366 size_t len = MLX5_FLD_SZ_BYTES(tirc,
2367 rx_hash_toeplitz_key);
2368
2369 MLX5_SET(tirc, tirc, rx_hash_symmetric, 1);
6a9764ef 2370 memcpy(rss_key, params->toeplitz_hash_key, len);
bdfc028d 2371 }
a100ff3e
GP		 2372
2373 switch (tt) {
2374 case MLX5E_TT_IPV4_TCP:
2375 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2376 MLX5_L3_PROT_TYPE_IPV4);
2377 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2378 MLX5_L4_PROT_TYPE_TCP);
2379 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2380 MLX5_HASH_IP_L4PORTS);
2381 break;
2382
2383 case MLX5E_TT_IPV6_TCP:
2384 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2385 MLX5_L3_PROT_TYPE_IPV6);
2386 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2387 MLX5_L4_PROT_TYPE_TCP);
2388 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2389 MLX5_HASH_IP_L4PORTS);
2390 break;
2391
2392 case MLX5E_TT_IPV4_UDP:
2393 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2394 MLX5_L3_PROT_TYPE_IPV4);
2395 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2396 MLX5_L4_PROT_TYPE_UDP);
2397 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2398 MLX5_HASH_IP_L4PORTS);
2399 break;
2400
2401 case MLX5E_TT_IPV6_UDP:
2402 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2403 MLX5_L3_PROT_TYPE_IPV6);
2404 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2405 MLX5_L4_PROT_TYPE_UDP);
2406 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2407 MLX5_HASH_IP_L4PORTS);
2408 break;
2409
2410 case MLX5E_TT_IPV4_IPSEC_AH:
2411 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2412 MLX5_L3_PROT_TYPE_IPV4);
2413 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2414 MLX5_HASH_IP_IPSEC_SPI);
2415 break;
2416
2417 case MLX5E_TT_IPV6_IPSEC_AH:
2418 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2419 MLX5_L3_PROT_TYPE_IPV6);
2420 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2421 MLX5_HASH_IP_IPSEC_SPI);
2422 break;
2423
2424 case MLX5E_TT_IPV4_IPSEC_ESP:
2425 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2426 MLX5_L3_PROT_TYPE_IPV4);
2427 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2428 MLX5_HASH_IP_IPSEC_SPI);
2429 break;
2430
2431 case MLX5E_TT_IPV6_IPSEC_ESP:
2432 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2433 MLX5_L3_PROT_TYPE_IPV6);
2434 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2435 MLX5_HASH_IP_IPSEC_SPI);
2436 break;
2437
2438 case MLX5E_TT_IPV4:
2439 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2440 MLX5_L3_PROT_TYPE_IPV4);
2441 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2442 MLX5_HASH_IP);
2443 break;
2444
2445 case MLX5E_TT_IPV6:
2446 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2447 MLX5_L3_PROT_TYPE_IPV6);
2448 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2449 MLX5_HASH_IP);
2450 break;
2451 default:
2452 WARN_ONCE(true, "%s: bad traffic type!\n", __func__);
2453 }
bdfc028d
TT		 2454}
2455
ab0394fe 2456static int mlx5e_modify_tirs_lro(struct mlx5e_priv *priv)
5c50368f
AS		 2457{
2458 struct mlx5_core_dev *mdev = priv->mdev;
2459
2460 void *in;
2461 void *tirc;
2462 int inlen;
2463 int err;
ab0394fe 2464 int tt;
1da36696 2465 int ix;
5c50368f
AS		 2466
2467 inlen = MLX5_ST_SZ_BYTES(modify_tir_in);
1b9a07ee 2468 in = kvzalloc(inlen, GFP_KERNEL);
5c50368f
AS		 2469 if (!in)
2470 return -ENOMEM;
2471
2472 MLX5_SET(modify_tir_in, in, bitmask.lro, 1);
2473 tirc = MLX5_ADDR_OF(modify_tir_in, in, ctx);
2474
6a9764ef 2475 mlx5e_build_tir_ctx_lro(&priv->channels.params, tirc);
5c50368f 2476
1da36696 2477 for (tt = 0; tt < MLX5E_NUM_INDIR_TIRS; tt++) {
724b2aa1 2478 err = mlx5_core_modify_tir(mdev, priv->indir_tir[tt].tirn, in,
1da36696 2479 inlen);
ab0394fe 2480 if (err)
1da36696 2481 goto free_in;
ab0394fe 2482 }
5c50368f 2483
6bfd390b 2484 for (ix = 0; ix < priv->profile->max_nch(priv->mdev); ix++) {
1da36696
TT		 2485 err = mlx5_core_modify_tir(mdev, priv->direct_tir[ix].tirn,
2486 in, inlen);
2487 if (err)
2488 goto free_in;
2489 }
2490
2491free_in:
5c50368f
AS		 2492 kvfree(in);
2493
2494 return err;
2495}
2496
cd255eff 2497static int mlx5e_set_mtu(struct mlx5e_priv *priv, u16 mtu)
40ab6a6e 2498{
40ab6a6e 2499 struct mlx5_core_dev *mdev = priv->mdev;
c139dbfd 2500 u16 hw_mtu = MLX5E_SW2HW_MTU(priv, mtu);
40ab6a6e
AS		 2501 int err;
2502
cd255eff 2503 err = mlx5_set_port_mtu(mdev, hw_mtu, 1);
40ab6a6e
AS		 2504 if (err)
2505 return err;
2506
cd255eff
SM		 2507 /* Update vport context MTU */
2508 mlx5_modify_nic_vport_mtu(mdev, hw_mtu);
2509 return 0;
2510}
40ab6a6e 2511
cd255eff
SM		 2512static void mlx5e_query_mtu(struct mlx5e_priv *priv, u16 *mtu)
2513{
2514 struct mlx5_core_dev *mdev = priv->mdev;
2515 u16 hw_mtu = 0;
2516 int err;
40ab6a6e 2517
cd255eff
SM		 2518 err = mlx5_query_nic_vport_mtu(mdev, &hw_mtu);
2519 if (err || !hw_mtu) /* fallback to port oper mtu */
2520 mlx5_query_port_oper_mtu(mdev, &hw_mtu, 1);
2521
c139dbfd 2522 *mtu = MLX5E_HW2SW_MTU(priv, hw_mtu);
cd255eff
SM		 2523}
2524
2e20a151 2525static int mlx5e_set_dev_port_mtu(struct mlx5e_priv *priv)
cd255eff 2526{
2e20a151 2527 struct net_device *netdev = priv->netdev;
cd255eff
SM		 2528 u16 mtu;
2529 int err;
2530
2531 err = mlx5e_set_mtu(priv, netdev->mtu);
2532 if (err)
2533 return err;
40ab6a6e 2534
cd255eff
SM		 2535 mlx5e_query_mtu(priv, &mtu);
2536 if (mtu != netdev->mtu)
2537 netdev_warn(netdev, "%s: VPort MTU %d is different than netdev mtu %d\n",
2538 __func__, mtu, netdev->mtu);
40ab6a6e 2539
cd255eff 2540 netdev->mtu = mtu;
40ab6a6e
AS		 2541 return 0;
2542}
2543
08fb1dac
SM		 2544static void mlx5e_netdev_set_tcs(struct net_device *netdev)
2545{
2546 struct mlx5e_priv *priv = netdev_priv(netdev);
6a9764ef
SM		 2547 int nch = priv->channels.params.num_channels;
2548 int ntc = priv->channels.params.num_tc;
08fb1dac
SM		 2549 int tc;
2550
2551 netdev_reset_tc(netdev);
2552
2553 if (ntc == 1)
2554 return;
2555
2556 netdev_set_num_tc(netdev, ntc);
2557
7ccdd084
RS		 2558 /* Map netdev TCs to offset 0
2559 * We have our own UP to TXQ mapping for QoS
2560 */
08fb1dac 2561 for (tc = 0; tc < ntc; tc++)
7ccdd084 2562 netdev_set_tc_queue(netdev, tc, nch, 0);
08fb1dac
SM		 2563}
2564
acc6c595
SM		 2565static void mlx5e_build_channels_tx_maps(struct mlx5e_priv *priv)
2566{
2567 struct mlx5e_channel *c;
2568 struct mlx5e_txqsq *sq;
2569 int i, tc;
2570
2571 for (i = 0; i < priv->channels.num; i++)
2572 for (tc = 0; tc < priv->profile->max_tc; tc++)
2573 priv->channel_tc2txq[i][tc] = i + tc * priv->channels.num;
2574
2575 for (i = 0; i < priv->channels.num; i++) {
2576 c = priv->channels.c[i];
2577 for (tc = 0; tc < c->num_tc; tc++) {
2578 sq = &c->sq[tc];
2579 priv->txq2sq[sq->txq_ix] = sq;
2580 }
2581 }
2582}
2583
955bc480
SM		 2584static bool mlx5e_is_eswitch_vport_mngr(struct mlx5_core_dev *mdev)
2585{
2586 return (MLX5_CAP_GEN(mdev, vport_group_manager) &&
2587 MLX5_CAP_GEN(mdev, port_type) == MLX5_CAP_PORT_TYPE_ETH);
2588}
2589
603f4a45 2590void mlx5e_activate_priv_channels(struct mlx5e_priv *priv)
acc6c595 2591{
9008ae07
SM		 2592 int num_txqs = priv->channels.num * priv->channels.params.num_tc;
2593 struct net_device *netdev = priv->netdev;
2594
2595 mlx5e_netdev_set_tcs(netdev);
053ee0a7
TR		 2596 netif_set_real_num_tx_queues(netdev, num_txqs);
2597 netif_set_real_num_rx_queues(netdev, priv->channels.num);
9008ae07 2598
acc6c595
SM		 2599 mlx5e_build_channels_tx_maps(priv);
2600 mlx5e_activate_channels(&priv->channels);
2601 netif_tx_start_all_queues(priv->netdev);
9008ae07 2602
955bc480 2603 if (mlx5e_is_eswitch_vport_mngr(priv->mdev))
9008ae07
SM		 2604 mlx5e_add_sqs_fwd_rules(priv);
2605
acc6c595 2606 mlx5e_wait_channels_min_rx_wqes(&priv->channels);
9008ae07 2607 mlx5e_redirect_rqts_to_channels(priv, &priv->channels);
acc6c595
SM		 2608}
2609
603f4a45 2610void mlx5e_deactivate_priv_channels(struct mlx5e_priv *priv)
acc6c595 2611{
9008ae07
SM		 2612 mlx5e_redirect_rqts_to_drop(priv);
2613
955bc480 2614 if (mlx5e_is_eswitch_vport_mngr(priv->mdev))
9008ae07
SM		 2615 mlx5e_remove_sqs_fwd_rules(priv);
2616
acc6c595
SM		 2617 /* FIXME: This is a W/A only for tx timeout watch dog false alarm when
2618 * polling for inactive tx queues.
2619 */
2620 netif_tx_stop_all_queues(priv->netdev);
2621 netif_tx_disable(priv->netdev);
2622 mlx5e_deactivate_channels(&priv->channels);
2623}
2624
55c2503d 2625void mlx5e_switch_priv_channels(struct mlx5e_priv *priv,
2e20a151
SM		 2626 struct mlx5e_channels *new_chs,
2627 mlx5e_fp_hw_modify hw_modify)
55c2503d
SM		 2628{
2629 struct net_device *netdev = priv->netdev;
2630 int new_num_txqs;
7ca42c80 2631 int carrier_ok;
55c2503d
SM		 2632 new_num_txqs = new_chs->num * new_chs->params.num_tc;
2633
7ca42c80 2634 carrier_ok = netif_carrier_ok(netdev);
55c2503d
SM		 2635 netif_carrier_off(netdev);
2636
2637 if (new_num_txqs < netdev->real_num_tx_queues)
2638 netif_set_real_num_tx_queues(netdev, new_num_txqs);
2639
2640 mlx5e_deactivate_priv_channels(priv);
2641 mlx5e_close_channels(&priv->channels);
2642
2643 priv->channels = *new_chs;
2644
2e20a151
SM		 2645 /* New channels are ready to roll, modify HW settings if needed */
2646 if (hw_modify)
2647 hw_modify(priv);
2648
55c2503d
SM		 2649 mlx5e_refresh_tirs(priv, false);
2650 mlx5e_activate_priv_channels(priv);
2651
7ca42c80
ES		 2652 /* return carrier back if needed */
2653 if (carrier_ok)
2654 netif_carrier_on(netdev);
55c2503d
SM		 2655}
2656
40ab6a6e
AS		 2657int mlx5e_open_locked(struct net_device *netdev)
2658{
2659 struct mlx5e_priv *priv = netdev_priv(netdev);
40ab6a6e
AS		 2660 int err;
2661
2662 set_bit(MLX5E_STATE_OPENED, &priv->state);
2663
ff9c852f 2664 err = mlx5e_open_channels(priv, &priv->channels);
acc6c595 2665 if (err)
343b29f3 2666 goto err_clear_state_opened_flag;
40ab6a6e 2667
b676f653 2668 mlx5e_refresh_tirs(priv, false);
acc6c595 2669 mlx5e_activate_priv_channels(priv);
7ca42c80
ES		 2670 if (priv->profile->update_carrier)
2671 priv->profile->update_carrier(priv);
ef9814de 2672 mlx5e_timestamp_init(priv);
be4891af 2673
cb67b832
HHZ		 2674 if (priv->profile->update_stats)
2675 queue_delayed_work(priv->wq, &priv->update_stats_work, 0);
40ab6a6e 2676
9b37b07f 2677 return 0;
343b29f3
AS		 2678
2679err_clear_state_opened_flag:
2680 clear_bit(MLX5E_STATE_OPENED, &priv->state);
2681 return err;
40ab6a6e
AS		 2682}
2683
cb67b832 2684int mlx5e_open(struct net_device *netdev)
40ab6a6e
AS		 2685{
2686 struct mlx5e_priv *priv = netdev_priv(netdev);
2687 int err;
2688
2689 mutex_lock(&priv->state_lock);
2690 err = mlx5e_open_locked(netdev);
2691 mutex_unlock(&priv->state_lock);
2692
2693 return err;
2694}
2695
2696int mlx5e_close_locked(struct net_device *netdev)
2697{
2698 struct mlx5e_priv *priv = netdev_priv(netdev);
2699
a1985740
AS		 2700 /* May already be CLOSED in case a previous configuration operation
2701 * (e.g RX/TX queue size change) that involves close&open failed.
2702 */
2703 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
2704 return 0;
2705
40ab6a6e
AS		 2706 clear_bit(MLX5E_STATE_OPENED, &priv->state);
2707
ef9814de 2708 mlx5e_timestamp_cleanup(priv);
40ab6a6e 2709 netif_carrier_off(priv->netdev);
acc6c595
SM		 2710 mlx5e_deactivate_priv_channels(priv);
2711 mlx5e_close_channels(&priv->channels);
40ab6a6e
AS		 2712
2713 return 0;
2714}
2715
cb67b832 2716int mlx5e_close(struct net_device *netdev)
40ab6a6e
AS		 2717{
2718 struct mlx5e_priv *priv = netdev_priv(netdev);
2719 int err;
2720
26e59d80
MHY		 2721 if (!netif_device_present(netdev))
2722 return -ENODEV;
2723
40ab6a6e
AS		 2724 mutex_lock(&priv->state_lock);
2725 err = mlx5e_close_locked(netdev);
2726 mutex_unlock(&priv->state_lock);
2727
2728 return err;
2729}
2730
a43b25da 2731static int mlx5e_alloc_drop_rq(struct mlx5_core_dev *mdev,
3b77235b
SM		 2732 struct mlx5e_rq *rq,
2733 struct mlx5e_rq_param *param)
40ab6a6e 2734{
40ab6a6e
AS		 2735 void *rqc = param->rqc;
2736 void *rqc_wq = MLX5_ADDR_OF(rqc, rqc, wq);
2737 int err;
2738
2739 param->wq.db_numa_node = param->wq.buf_numa_node;
2740
2741 err = mlx5_wq_ll_create(mdev, &param->wq, rqc_wq, &rq->wq,
2742 &rq->wq_ctrl);
2743 if (err)
2744 return err;
2745
a43b25da 2746 rq->mdev = mdev;
40ab6a6e
AS		 2747
2748 return 0;
2749}
2750
a43b25da 2751static int mlx5e_alloc_drop_cq(struct mlx5_core_dev *mdev,
3b77235b
SM		 2752 struct mlx5e_cq *cq,
2753 struct mlx5e_cq_param *param)
40ab6a6e 2754{
95b6c6a5 2755 return mlx5e_alloc_cq_common(mdev, param, cq);
40ab6a6e
AS		 2756}
2757
a43b25da
SM		 2758static int mlx5e_open_drop_rq(struct mlx5_core_dev *mdev,
2759 struct mlx5e_rq *drop_rq)
40ab6a6e 2760{
a43b25da
SM		 2761 struct mlx5e_cq_param cq_param = {};
2762 struct mlx5e_rq_param rq_param = {};
2763 struct mlx5e_cq *cq = &drop_rq->cq;
40ab6a6e
AS		 2764 int err;
2765
556dd1b9 2766 mlx5e_build_drop_rq_param(&rq_param);
40ab6a6e 2767
a43b25da 2768 err = mlx5e_alloc_drop_cq(mdev, cq, &cq_param);
40ab6a6e
AS		 2769 if (err)
2770 return err;
2771
3b77235b 2772 err = mlx5e_create_cq(cq, &cq_param);
40ab6a6e 2773 if (err)
3b77235b 2774 goto err_free_cq;
40ab6a6e 2775
a43b25da 2776 err = mlx5e_alloc_drop_rq(mdev, drop_rq, &rq_param);
40ab6a6e 2777 if (err)
3b77235b 2778 goto err_destroy_cq;
40ab6a6e 2779
a43b25da 2780 err = mlx5e_create_rq(drop_rq, &rq_param);
40ab6a6e 2781 if (err)
3b77235b 2782 goto err_free_rq;
40ab6a6e
AS		 2783
2784 return 0;
2785
3b77235b 2786err_free_rq:
a43b25da 2787 mlx5e_free_rq(drop_rq);
40ab6a6e
AS		 2788
2789err_destroy_cq:
a43b25da 2790 mlx5e_destroy_cq(cq);
40ab6a6e 2791
3b77235b 2792err_free_cq:
a43b25da 2793 mlx5e_free_cq(cq);
3b77235b 2794
40ab6a6e
AS		 2795 return err;
2796}
2797
a43b25da 2798static void mlx5e_close_drop_rq(struct mlx5e_rq *drop_rq)
40ab6a6e 2799{
a43b25da
SM		 2800 mlx5e_destroy_rq(drop_rq);
2801 mlx5e_free_rq(drop_rq);
2802 mlx5e_destroy_cq(&drop_rq->cq);
2803 mlx5e_free_cq(&drop_rq->cq);
40ab6a6e
AS		 2804}
2805
5426a0b2
SM		 2806int mlx5e_create_tis(struct mlx5_core_dev *mdev, int tc,
2807 u32 underlay_qpn, u32 *tisn)
40ab6a6e 2808{
c4f287c4 2809 u32 in[MLX5_ST_SZ_DW(create_tis_in)] = {0};
40ab6a6e
AS		 2810 void *tisc = MLX5_ADDR_OF(create_tis_in, in, ctx);
2811
08fb1dac 2812 MLX5_SET(tisc, tisc, prio, tc << 1);
5426a0b2 2813 MLX5_SET(tisc, tisc, underlay_qpn, underlay_qpn);
b50d292b 2814 MLX5_SET(tisc, tisc, transport_domain, mdev->mlx5e_res.td.tdn);
db60b802
AH		 2815
2816 if (mlx5_lag_is_lacp_owner(mdev))
2817 MLX5_SET(tisc, tisc, strict_lag_tx_port_affinity, 1);
2818
5426a0b2 2819 return mlx5_core_create_tis(mdev, in, sizeof(in), tisn);
40ab6a6e
AS		 2820}
2821
5426a0b2 2822void mlx5e_destroy_tis(struct mlx5_core_dev *mdev, u32 tisn)
40ab6a6e 2823{
5426a0b2 2824 mlx5_core_destroy_tis(mdev, tisn);
40ab6a6e
AS		 2825}
2826
cb67b832 2827int mlx5e_create_tises(struct mlx5e_priv *priv)
40ab6a6e
AS		 2828{
2829 int err;
2830 int tc;
2831
6bfd390b 2832 for (tc = 0; tc < priv->profile->max_tc; tc++) {
5426a0b2 2833 err = mlx5e_create_tis(priv->mdev, tc, 0, &priv->tisn[tc]);
40ab6a6e
AS		 2834 if (err)
2835 goto err_close_tises;
2836 }
2837
2838 return 0;
2839
2840err_close_tises:
2841 for (tc--; tc >= 0; tc--)
5426a0b2 2842 mlx5e_destroy_tis(priv->mdev, priv->tisn[tc]);
40ab6a6e
AS		 2843
2844 return err;
2845}
2846
cb67b832 2847void mlx5e_cleanup_nic_tx(struct mlx5e_priv *priv)
40ab6a6e
AS		 2848{
2849 int tc;
2850
6bfd390b 2851 for (tc = 0; tc < priv->profile->max_tc; tc++)
5426a0b2 2852 mlx5e_destroy_tis(priv->mdev, priv->tisn[tc]);
40ab6a6e
AS		 2853}
2854
6a9764ef
SM		 2855static void mlx5e_build_indir_tir_ctx(struct mlx5e_priv *priv,
2856 enum mlx5e_traffic_types tt,
2857 u32 *tirc)
f62b8bb8 2858{
b50d292b 2859 MLX5_SET(tirc, tirc, transport_domain, priv->mdev->mlx5e_res.td.tdn);
3191e05f 2860
6a9764ef 2861 mlx5e_build_tir_ctx_lro(&priv->channels.params, tirc);
f62b8bb8 2862
4cbeaff5 2863 MLX5_SET(tirc, tirc, disp_type, MLX5_TIRC_DISP_TYPE_INDIRECT);
398f3351 2864 MLX5_SET(tirc, tirc, indirect_table, priv->indir_rqt.rqtn);
6a9764ef 2865 mlx5e_build_indir_tir_ctx_hash(&priv->channels.params, tt, tirc);
f62b8bb8
AV		 2866}
2867
6a9764ef 2868static void mlx5e_build_direct_tir_ctx(struct mlx5e_priv *priv, u32 rqtn, u32 *tirc)
f62b8bb8 2869{
b50d292b 2870 MLX5_SET(tirc, tirc, transport_domain, priv->mdev->mlx5e_res.td.tdn);
1da36696 2871
6a9764ef 2872 mlx5e_build_tir_ctx_lro(&priv->channels.params, tirc);
1da36696
TT		 2873
2874 MLX5_SET(tirc, tirc, disp_type, MLX5_TIRC_DISP_TYPE_INDIRECT);
2875 MLX5_SET(tirc, tirc, indirect_table, rqtn);
2876 MLX5_SET(tirc, tirc, rx_hash_fn, MLX5_RX_HASH_FN_INVERTED_XOR8);
2877}
2878
8f493ffd 2879int mlx5e_create_indirect_tirs(struct mlx5e_priv *priv)
1da36696 2880{
724b2aa1 2881 struct mlx5e_tir *tir;
f62b8bb8
AV		 2882 void *tirc;
2883 int inlen;
2884 int err;
1da36696 2885 u32 *in;
1da36696 2886 int tt;
f62b8bb8
AV		 2887
2888 inlen = MLX5_ST_SZ_BYTES(create_tir_in);
1b9a07ee 2889 in = kvzalloc(inlen, GFP_KERNEL);
f62b8bb8
AV		 2890 if (!in)
2891 return -ENOMEM;
2892
1da36696
TT		 2893 for (tt = 0; tt < MLX5E_NUM_INDIR_TIRS; tt++) {
2894 memset(in, 0, inlen);
724b2aa1 2895 tir = &priv->indir_tir[tt];
1da36696 2896 tirc = MLX5_ADDR_OF(create_tir_in, in, ctx);
6a9764ef 2897 mlx5e_build_indir_tir_ctx(priv, tt, tirc);
724b2aa1 2898 err = mlx5e_create_tir(priv->mdev, tir, in, inlen);
f62b8bb8 2899 if (err)
40ab6a6e 2900 goto err_destroy_tirs;
f62b8bb8
AV		 2901 }
2902
6bfd390b
HHZ		 2903 kvfree(in);
2904
2905 return 0;
2906
2907err_destroy_tirs:
8f493ffd 2908 mlx5_core_warn(priv->mdev, "create indirect tirs failed, %d\n", err);
6bfd390b
HHZ		 2909 for (tt--; tt >= 0; tt--)
2910 mlx5e_destroy_tir(priv->mdev, &priv->indir_tir[tt]);
2911
2912 kvfree(in);
2913
2914 return err;
2915}
2916
cb67b832 2917int mlx5e_create_direct_tirs(struct mlx5e_priv *priv)
6bfd390b
HHZ		 2918{
2919 int nch = priv->profile->max_nch(priv->mdev);
2920 struct mlx5e_tir *tir;
2921 void *tirc;
2922 int inlen;
2923 int err;
2924 u32 *in;
2925 int ix;
2926
2927 inlen = MLX5_ST_SZ_BYTES(create_tir_in);
1b9a07ee 2928 in = kvzalloc(inlen, GFP_KERNEL);
6bfd390b
HHZ		 2929 if (!in)
2930 return -ENOMEM;
2931
1da36696
TT		 2932 for (ix = 0; ix < nch; ix++) {
2933 memset(in, 0, inlen);
724b2aa1 2934 tir = &priv->direct_tir[ix];
1da36696 2935 tirc = MLX5_ADDR_OF(create_tir_in, in, ctx);
6a9764ef 2936 mlx5e_build_direct_tir_ctx(priv, priv->direct_tir[ix].rqt.rqtn, tirc);
724b2aa1 2937 err = mlx5e_create_tir(priv->mdev, tir, in, inlen);
1da36696
TT		 2938 if (err)
2939 goto err_destroy_ch_tirs;
2940 }
2941
2942 kvfree(in);
2943
f62b8bb8
AV		 2944 return 0;
2945
1da36696 2946err_destroy_ch_tirs:
8f493ffd 2947 mlx5_core_warn(priv->mdev, "create direct tirs failed, %d\n", err);
1da36696 2948 for (ix--; ix >= 0; ix--)
724b2aa1 2949 mlx5e_destroy_tir(priv->mdev, &priv->direct_tir[ix]);
1da36696 2950
1da36696 2951 kvfree(in);
f62b8bb8
AV		 2952
2953 return err;
2954}
2955
8f493ffd 2956void mlx5e_destroy_indirect_tirs(struct mlx5e_priv *priv)
f62b8bb8
AV		 2957{
2958 int i;
2959
1da36696 2960 for (i = 0; i < MLX5E_NUM_INDIR_TIRS; i++)
724b2aa1 2961 mlx5e_destroy_tir(priv->mdev, &priv->indir_tir[i]);
f62b8bb8
AV		 2962}
2963
cb67b832 2964void mlx5e_destroy_direct_tirs(struct mlx5e_priv *priv)
6bfd390b
HHZ		 2965{
2966 int nch = priv->profile->max_nch(priv->mdev);
2967 int i;
2968
2969 for (i = 0; i < nch; i++)
2970 mlx5e_destroy_tir(priv->mdev, &priv->direct_tir[i]);
2971}
2972
102722fc
GE		 2973static int mlx5e_modify_channels_scatter_fcs(struct mlx5e_channels *chs, bool enable)
2974{
2975 int err = 0;
2976 int i;
2977
2978 for (i = 0; i < chs->num; i++) {
2979 err = mlx5e_modify_rq_scatter_fcs(&chs->c[i]->rq, enable);
2980 if (err)
2981 return err;
2982 }
2983
2984 return 0;
2985}
2986
f6d96a20 2987static int mlx5e_modify_channels_vsd(struct mlx5e_channels *chs, bool vsd)
36350114
GP		 2988{
2989 int err = 0;
2990 int i;
2991
ff9c852f
SM		 2992 for (i = 0; i < chs->num; i++) {
2993 err = mlx5e_modify_rq_vsd(&chs->c[i]->rq, vsd);
36350114
GP		 2994 if (err)
2995 return err;
2996 }
2997
2998 return 0;
2999}
3000
0cf0f6d3
JP		 3001static int mlx5e_setup_tc_mqprio(struct net_device *netdev,
3002 struct tc_mqprio_qopt *mqprio)
08fb1dac
SM		 3003{
3004 struct mlx5e_priv *priv = netdev_priv(netdev);
6f9485af 3005 struct mlx5e_channels new_channels = {};
0cf0f6d3 3006 u8 tc = mqprio->num_tc;
08fb1dac
SM		 3007 int err = 0;
3008
0cf0f6d3
JP		 3009 mqprio->hw = TC_MQPRIO_HW_OFFLOAD_TCS;
3010
08fb1dac
SM		 3011 if (tc && tc != MLX5E_MAX_NUM_TC)
3012 return -EINVAL;
3013
3014 mutex_lock(&priv->state_lock);
3015
6f9485af
SM		 3016 new_channels.params = priv->channels.params;
3017 new_channels.params.num_tc = tc ? tc : 1;
08fb1dac 3018
20b6a1c7 3019 if (!test_bit(MLX5E_STATE_OPENED, &priv->state)) {
6f9485af
SM		 3020 priv->channels.params = new_channels.params;
3021 goto out;
3022 }
08fb1dac 3023
6f9485af
SM		 3024 err = mlx5e_open_channels(priv, &new_channels);
3025 if (err)
3026 goto out;
08fb1dac 3027
2e20a151 3028 mlx5e_switch_priv_channels(priv, &new_channels, NULL);
6f9485af 3029out:
08fb1dac 3030 mutex_unlock(&priv->state_lock);
08fb1dac
SM		 3031 return err;
3032}
3033
0cf0f6d3 3034static int mlx5e_setup_tc_cls_flower(struct net_device *dev,
0cf0f6d3 3035 struct tc_cls_flower_offload *cls_flower)
08fb1dac 3036{
e8f887ac
AV		 3037 struct mlx5e_priv *priv = netdev_priv(dev);
3038
5fd9fc4e
JP		 3039 if (TC_H_MAJ(cls_flower->common.handle) != TC_H_MAJ(TC_H_INGRESS) ||
3040 cls_flower->common.chain_index)
0cf0f6d3 3041 return -EOPNOTSUPP;
e8f887ac 3042
0cf0f6d3
JP		 3043 switch (cls_flower->command) {
3044 case TC_CLSFLOWER_REPLACE:
5fd9fc4e 3045 return mlx5e_configure_flower(priv, cls_flower);
0cf0f6d3
JP		 3046 case TC_CLSFLOWER_DESTROY:
3047 return mlx5e_delete_flower(priv, cls_flower);
3048 case TC_CLSFLOWER_STATS:
3049 return mlx5e_stats_flower(priv, cls_flower);
3050 default:
a5fcf8a6 3051 return -EOPNOTSUPP;
0cf0f6d3
JP		 3052 }
3053}
a5fcf8a6 3054
0cf0f6d3 3055static int mlx5e_setup_tc(struct net_device *dev, enum tc_setup_type type,
de4784ca 3056 void *type_data)
0cf0f6d3 3057{
2572ac53 3058 switch (type) {
e3a2b7ed 3059 case TC_SETUP_CLSFLOWER:
de4784ca 3060 return mlx5e_setup_tc_cls_flower(dev, type_data);
0cf0f6d3 3061 case TC_SETUP_MQPRIO:
de4784ca 3062 return mlx5e_setup_tc_mqprio(dev, type_data);
e8f887ac
AV		 3063 default:
3064 return -EOPNOTSUPP;
3065 }
08fb1dac
SM		 3066}
3067
bc1f4470 3068static void
f62b8bb8
AV		 3069mlx5e_get_stats(struct net_device *dev, struct rtnl_link_stats64 *stats)
3070{
3071 struct mlx5e_priv *priv = netdev_priv(dev);
9218b44d 3072 struct mlx5e_sw_stats *sstats = &priv->stats.sw;
f62b8bb8 3073 struct mlx5e_vport_stats *vstats = &priv->stats.vport;
269e6b3a 3074 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
f62b8bb8 3075
370bad0f
OG		 3076 if (mlx5e_is_uplink_rep(priv)) {
3077 stats->rx_packets = PPORT_802_3_GET(pstats, a_frames_received_ok);
3078 stats->rx_bytes = PPORT_802_3_GET(pstats, a_octets_received_ok);
3079 stats->tx_packets = PPORT_802_3_GET(pstats, a_frames_transmitted_ok);
3080 stats->tx_bytes = PPORT_802_3_GET(pstats, a_octets_transmitted_ok);
3081 } else {
3082 stats->rx_packets = sstats->rx_packets;
3083 stats->rx_bytes = sstats->rx_bytes;
3084 stats->tx_packets = sstats->tx_packets;
3085 stats->tx_bytes = sstats->tx_bytes;
3086 stats->tx_dropped = sstats->tx_queue_dropped;
3087 }
269e6b3a
GP		 3088
3089 stats->rx_dropped = priv->stats.qcnt.rx_out_of_buffer;
269e6b3a
GP		 3090
3091 stats->rx_length_errors =
9218b44d
GP		 3092 PPORT_802_3_GET(pstats, a_in_range_length_errors) +
3093 PPORT_802_3_GET(pstats, a_out_of_range_length_field) +
3094 PPORT_802_3_GET(pstats, a_frame_too_long_errors);
269e6b3a 3095 stats->rx_crc_errors =
9218b44d
GP		 3096 PPORT_802_3_GET(pstats, a_frame_check_sequence_errors);
3097 stats->rx_frame_errors = PPORT_802_3_GET(pstats, a_alignment_errors);
3098 stats->tx_aborted_errors = PPORT_2863_GET(pstats, if_out_discards);
269e6b3a
GP		 3099 stats->rx_errors = stats->rx_length_errors + stats->rx_crc_errors +
3100 stats->rx_frame_errors;
3101 stats->tx_errors = stats->tx_aborted_errors + stats->tx_carrier_errors;
3102
3103 /* vport multicast also counts packets that are dropped due to steering
3104 * or rx out of buffer
3105 */
9218b44d
GP		 3106 stats->multicast =
3107 VPORT_COUNTER_GET(vstats, received_eth_multicast.packets);
f62b8bb8
AV		 3108}
3109
3110static void mlx5e_set_rx_mode(struct net_device *dev)
3111{
3112 struct mlx5e_priv *priv = netdev_priv(dev);
3113
7bb29755 3114 queue_work(priv->wq, &priv->set_rx_mode_work);
f62b8bb8
AV		 3115}
3116
3117static int mlx5e_set_mac(struct net_device *netdev, void *addr)
3118{
3119 struct mlx5e_priv *priv = netdev_priv(netdev);
3120 struct sockaddr *saddr = addr;
3121
3122 if (!is_valid_ether_addr(saddr->sa_data))
3123 return -EADDRNOTAVAIL;
3124
3125 netif_addr_lock_bh(netdev);
3126 ether_addr_copy(netdev->dev_addr, saddr->sa_data);
3127 netif_addr_unlock_bh(netdev);
3128
7bb29755 3129 queue_work(priv->wq, &priv->set_rx_mode_work);
f62b8bb8
AV		 3130
3131 return 0;
3132}
3133
0e405443
GP		 3134#define MLX5E_SET_FEATURE(netdev, feature, enable) \
3135 do { \
3136 if (enable) \
3137 netdev->features |= feature; \
3138 else \
3139 netdev->features &= ~feature; \
3140 } while (0)
3141
3142typedef int (*mlx5e_feature_handler)(struct net_device *netdev, bool enable);
3143
3144static int set_feature_lro(struct net_device *netdev, bool enable)
f62b8bb8
AV		 3145{
3146 struct mlx5e_priv *priv = netdev_priv(netdev);
2e20a151
SM		 3147 struct mlx5e_channels new_channels = {};
3148 int err = 0;
3149 bool reset;
f62b8bb8
AV		 3150
3151 mutex_lock(&priv->state_lock);
f62b8bb8 3152
2e20a151
SM		 3153 reset = (priv->channels.params.rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST);
3154 reset = reset && test_bit(MLX5E_STATE_OPENED, &priv->state);
98e81b0a 3155
2e20a151
SM		 3156 new_channels.params = priv->channels.params;
3157 new_channels.params.lro_en = enable;
3158
3159 if (!reset) {
3160 priv->channels.params = new_channels.params;
3161 err = mlx5e_modify_tirs_lro(priv);
3162 goto out;
98e81b0a 3163 }
f62b8bb8 3164
2e20a151
SM		 3165 err = mlx5e_open_channels(priv, &new_channels);
3166 if (err)
3167 goto out;
0e405443 3168
2e20a151
SM		 3169 mlx5e_switch_priv_channels(priv, &new_channels, mlx5e_modify_tirs_lro);
3170out:
9b37b07f 3171 mutex_unlock(&priv->state_lock);
0e405443
GP		 3172 return err;
3173}
3174
3175static int set_feature_vlan_filter(struct net_device *netdev, bool enable)
3176{
3177 struct mlx5e_priv *priv = netdev_priv(netdev);
3178
3179 if (enable)
3180 mlx5e_enable_vlan_filter(priv);
3181 else
3182 mlx5e_disable_vlan_filter(priv);
3183
3184 return 0;
3185}
3186
3187static int set_feature_tc_num_filters(struct net_device *netdev, bool enable)
3188{
3189 struct mlx5e_priv *priv = netdev_priv(netdev);
f62b8bb8 3190
0e405443 3191 if (!enable && mlx5e_tc_num_filters(priv)) {
e8f887ac
AV		 3192 netdev_err(netdev,
3193 "Active offloaded tc filters, can't turn hw_tc_offload off\n");
3194 return -EINVAL;
3195 }
3196
0e405443
GP		 3197 return 0;
3198}
3199
94cb1ebb
EBE		 3200static int set_feature_rx_all(struct net_device *netdev, bool enable)
3201{
3202 struct mlx5e_priv *priv = netdev_priv(netdev);
3203 struct mlx5_core_dev *mdev = priv->mdev;
3204
3205 return mlx5_set_port_fcs(mdev, !enable);
3206}
3207
102722fc
GE		 3208static int set_feature_rx_fcs(struct net_device *netdev, bool enable)
3209{
3210 struct mlx5e_priv *priv = netdev_priv(netdev);
3211 int err;
3212
3213 mutex_lock(&priv->state_lock);
3214
3215 priv->channels.params.scatter_fcs_en = enable;
3216 err = mlx5e_modify_channels_scatter_fcs(&priv->channels, enable);
3217 if (err)
3218 priv->channels.params.scatter_fcs_en = !enable;
3219
3220 mutex_unlock(&priv->state_lock);
3221
3222 return err;
3223}
3224
36350114
GP		 3225static int set_feature_rx_vlan(struct net_device *netdev, bool enable)
3226{
3227 struct mlx5e_priv *priv = netdev_priv(netdev);
ff9c852f 3228 int err = 0;
36350114
GP		 3229
3230 mutex_lock(&priv->state_lock);
3231
6a9764ef 3232 priv->channels.params.vlan_strip_disable = !enable;
ff9c852f
SM		 3233 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
3234 goto unlock;
3235
3236 err = mlx5e_modify_channels_vsd(&priv->channels, !enable);
36350114 3237 if (err)
6a9764ef 3238 priv->channels.params.vlan_strip_disable = enable;
36350114 3239
ff9c852f 3240unlock:
36350114
GP		 3241 mutex_unlock(&priv->state_lock);
3242
3243 return err;
3244}
3245
45bf454a
MG		 3246#ifdef CONFIG_RFS_ACCEL
3247static int set_feature_arfs(struct net_device *netdev, bool enable)
3248{
3249 struct mlx5e_priv *priv = netdev_priv(netdev);
3250 int err;
3251
3252 if (enable)
3253 err = mlx5e_arfs_enable(priv);
3254 else
3255 err = mlx5e_arfs_disable(priv);
3256
3257 return err;
3258}
3259#endif
3260
0e405443
GP		 3261static int mlx5e_handle_feature(struct net_device *netdev,
3262 netdev_features_t wanted_features,
3263 netdev_features_t feature,
3264 mlx5e_feature_handler feature_handler)
3265{
3266 netdev_features_t changes = wanted_features ^ netdev->features;
3267 bool enable = !!(wanted_features & feature);
3268 int err;
3269
3270 if (!(changes & feature))
3271 return 0;
3272
3273 err = feature_handler(netdev, enable);
3274 if (err) {
3275 netdev_err(netdev, "%s feature 0x%llx failed err %d\n",
3276 enable ? "Enable" : "Disable", feature, err);
3277 return err;
3278 }
3279
3280 MLX5E_SET_FEATURE(netdev, feature, enable);
3281 return 0;
3282}
3283
3284static int mlx5e_set_features(struct net_device *netdev,
3285 netdev_features_t features)
3286{
3287 int err;
3288
3289 err = mlx5e_handle_feature(netdev, features, NETIF_F_LRO,
3290 set_feature_lro);
3291 err |= mlx5e_handle_feature(netdev, features,
3292 NETIF_F_HW_VLAN_CTAG_FILTER,
3293 set_feature_vlan_filter);
3294 err |= mlx5e_handle_feature(netdev, features, NETIF_F_HW_TC,
3295 set_feature_tc_num_filters);
94cb1ebb
EBE		 3296 err |= mlx5e_handle_feature(netdev, features, NETIF_F_RXALL,
3297 set_feature_rx_all);
102722fc
GE		 3298 err |= mlx5e_handle_feature(netdev, features, NETIF_F_RXFCS,
3299 set_feature_rx_fcs);
36350114
GP		 3300 err |= mlx5e_handle_feature(netdev, features, NETIF_F_HW_VLAN_CTAG_RX,
3301 set_feature_rx_vlan);
45bf454a
MG		 3302#ifdef CONFIG_RFS_ACCEL
3303 err |= mlx5e_handle_feature(netdev, features, NETIF_F_NTUPLE,
3304 set_feature_arfs);
3305#endif
0e405443
GP		 3306
3307 return err ? -EINVAL : 0;
f62b8bb8
AV		 3308}
3309
3310static int mlx5e_change_mtu(struct net_device *netdev, int new_mtu)
3311{
3312 struct mlx5e_priv *priv = netdev_priv(netdev);
2e20a151
SM		 3313 struct mlx5e_channels new_channels = {};
3314 int curr_mtu;
98e81b0a 3315 int err = 0;
506753b0 3316 bool reset;
f62b8bb8 3317
f62b8bb8 3318 mutex_lock(&priv->state_lock);
98e81b0a 3319
6a9764ef
SM		 3320 reset = !priv->channels.params.lro_en &&
3321 (priv->channels.params.rq_wq_type !=
506753b0
TT		 3322 MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ);
3323
2e20a151 3324 reset = reset && test_bit(MLX5E_STATE_OPENED, &priv->state);
98e81b0a 3325
2e20a151 3326 curr_mtu = netdev->mtu;
f62b8bb8 3327 netdev->mtu = new_mtu;
98e81b0a 3328
2e20a151
SM		 3329 if (!reset) {
3330 mlx5e_set_dev_port_mtu(priv);
3331 goto out;
3332 }
98e81b0a 3333
2e20a151
SM		 3334 new_channels.params = priv->channels.params;
3335 err = mlx5e_open_channels(priv, &new_channels);
3336 if (err) {
3337 netdev->mtu = curr_mtu;
3338 goto out;
3339 }
3340
3341 mlx5e_switch_priv_channels(priv, &new_channels, mlx5e_set_dev_port_mtu);
f62b8bb8 3342
2e20a151
SM		 3343out:
3344 mutex_unlock(&priv->state_lock);
f62b8bb8
AV		 3345 return err;
3346}
3347
ef9814de
EBE		 3348static int mlx5e_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
3349{
1170fbd8
FD		 3350 struct mlx5e_priv *priv = netdev_priv(dev);
3351
ef9814de
EBE		 3352 switch (cmd) {
3353 case SIOCSHWTSTAMP:
1170fbd8 3354 return mlx5e_hwstamp_set(priv, ifr);
ef9814de 3355 case SIOCGHWTSTAMP:
1170fbd8 3356 return mlx5e_hwstamp_get(priv, ifr);
ef9814de
EBE		 3357 default:
3358 return -EOPNOTSUPP;
3359 }
3360}
3361
66e49ded
SM		 3362static int mlx5e_set_vf_mac(struct net_device *dev, int vf, u8 *mac)
3363{
3364 struct mlx5e_priv *priv = netdev_priv(dev);
3365 struct mlx5_core_dev *mdev = priv->mdev;
3366
3367 return mlx5_eswitch_set_vport_mac(mdev->priv.eswitch, vf + 1, mac);
3368}
3369
79aab093
MS		 3370static int mlx5e_set_vf_vlan(struct net_device *dev, int vf, u16 vlan, u8 qos,
3371 __be16 vlan_proto)
66e49ded
SM		 3372{
3373 struct mlx5e_priv *priv = netdev_priv(dev);
3374 struct mlx5_core_dev *mdev = priv->mdev;
3375
79aab093
MS		 3376 if (vlan_proto != htons(ETH_P_8021Q))
3377 return -EPROTONOSUPPORT;
3378
66e49ded
SM		 3379 return mlx5_eswitch_set_vport_vlan(mdev->priv.eswitch, vf + 1,
3380 vlan, qos);
3381}
3382
f942380c
MHY		 3383static int mlx5e_set_vf_spoofchk(struct net_device *dev, int vf, bool setting)
3384{
3385 struct mlx5e_priv *priv = netdev_priv(dev);
3386 struct mlx5_core_dev *mdev = priv->mdev;
3387
3388 return mlx5_eswitch_set_vport_spoofchk(mdev->priv.eswitch, vf + 1, setting);
3389}
3390
1edc57e2
MHY		 3391static int mlx5e_set_vf_trust(struct net_device *dev, int vf, bool setting)
3392{
3393 struct mlx5e_priv *priv = netdev_priv(dev);
3394 struct mlx5_core_dev *mdev = priv->mdev;
3395
3396 return mlx5_eswitch_set_vport_trust(mdev->priv.eswitch, vf + 1, setting);
3397}
bd77bf1c
MHY		 3398
3399static int mlx5e_set_vf_rate(struct net_device *dev, int vf, int min_tx_rate,
3400 int max_tx_rate)
3401{
3402 struct mlx5e_priv *priv = netdev_priv(dev);
3403 struct mlx5_core_dev *mdev = priv->mdev;
3404
bd77bf1c 3405 return mlx5_eswitch_set_vport_rate(mdev->priv.eswitch, vf + 1,
c9497c98 3406 max_tx_rate, min_tx_rate);
bd77bf1c
MHY		 3407}
3408
66e49ded
SM		 3409static int mlx5_vport_link2ifla(u8 esw_link)
3410{
3411 switch (esw_link) {
3412 case MLX5_ESW_VPORT_ADMIN_STATE_DOWN:
3413 return IFLA_VF_LINK_STATE_DISABLE;
3414 case MLX5_ESW_VPORT_ADMIN_STATE_UP:
3415 return IFLA_VF_LINK_STATE_ENABLE;
3416 }
3417 return IFLA_VF_LINK_STATE_AUTO;
3418}
3419
3420static int mlx5_ifla_link2vport(u8 ifla_link)
3421{
3422 switch (ifla_link) {
3423 case IFLA_VF_LINK_STATE_DISABLE:
3424 return MLX5_ESW_VPORT_ADMIN_STATE_DOWN;
3425 case IFLA_VF_LINK_STATE_ENABLE:
3426 return MLX5_ESW_VPORT_ADMIN_STATE_UP;
3427 }
3428 return MLX5_ESW_VPORT_ADMIN_STATE_AUTO;
3429}
3430
3431static int mlx5e_set_vf_link_state(struct net_device *dev, int vf,
3432 int link_state)
3433{
3434 struct mlx5e_priv *priv = netdev_priv(dev);
3435 struct mlx5_core_dev *mdev = priv->mdev;
3436
3437 return mlx5_eswitch_set_vport_state(mdev->priv.eswitch, vf + 1,
3438 mlx5_ifla_link2vport(link_state));
3439}
3440
3441static int mlx5e_get_vf_config(struct net_device *dev,
3442 int vf, struct ifla_vf_info *ivi)
3443{
3444 struct mlx5e_priv *priv = netdev_priv(dev);
3445 struct mlx5_core_dev *mdev = priv->mdev;
3446 int err;
3447
3448 err = mlx5_eswitch_get_vport_config(mdev->priv.eswitch, vf + 1, ivi);
3449 if (err)
3450 return err;
3451 ivi->linkstate = mlx5_vport_link2ifla(ivi->linkstate);
3452 return 0;
3453}
3454
3455static int mlx5e_get_vf_stats(struct net_device *dev,
3456 int vf, struct ifla_vf_stats *vf_stats)
3457{
3458 struct mlx5e_priv *priv = netdev_priv(dev);
3459 struct mlx5_core_dev *mdev = priv->mdev;
3460
3461 return mlx5_eswitch_get_vport_stats(mdev->priv.eswitch, vf + 1,
3462 vf_stats);
3463}
3464
1ad9a00a
PB		 3465static void mlx5e_add_vxlan_port(struct net_device *netdev,
3466 struct udp_tunnel_info *ti)
b3f63c3d
MF		 3467{
3468 struct mlx5e_priv *priv = netdev_priv(netdev);
3469
974c3f30
AD		 3470 if (ti->type != UDP_TUNNEL_TYPE_VXLAN)
3471 return;
3472
b3f63c3d
MF		 3473 if (!mlx5e_vxlan_allowed(priv->mdev))
3474 return;
3475
974c3f30 3476 mlx5e_vxlan_queue_work(priv, ti->sa_family, be16_to_cpu(ti->port), 1);
b3f63c3d
MF		 3477}
3478
1ad9a00a
PB		 3479static void mlx5e_del_vxlan_port(struct net_device *netdev,
3480 struct udp_tunnel_info *ti)
b3f63c3d
MF		 3481{
3482 struct mlx5e_priv *priv = netdev_priv(netdev);
3483
974c3f30
AD		 3484 if (ti->type != UDP_TUNNEL_TYPE_VXLAN)
3485 return;
3486
b3f63c3d
MF		 3487 if (!mlx5e_vxlan_allowed(priv->mdev))
3488 return;
3489
974c3f30 3490 mlx5e_vxlan_queue_work(priv, ti->sa_family, be16_to_cpu(ti->port), 0);
b3f63c3d
MF		 3491}
3492
3493static netdev_features_t mlx5e_vxlan_features_check(struct mlx5e_priv *priv,
3494 struct sk_buff *skb,
3495 netdev_features_t features)
3496{
3497 struct udphdr *udph;
3498 u16 proto;
3499 u16 port = 0;
3500
3501 switch (vlan_get_protocol(skb)) {
3502 case htons(ETH_P_IP):
3503 proto = ip_hdr(skb)->protocol;
3504 break;
3505 case htons(ETH_P_IPV6):
3506 proto = ipv6_hdr(skb)->nexthdr;
3507 break;
3508 default:
3509 goto out;
3510 }
3511
3512 if (proto == IPPROTO_UDP) {
3513 udph = udp_hdr(skb);
3514 port = be16_to_cpu(udph->dest);
3515 }
3516
3517 /* Verify if UDP port is being offloaded by HW */
3518 if (port && mlx5e_vxlan_lookup_port(priv, port))
3519 return features;
3520
3521out:
3522 /* Disable CSUM and GSO if the udp dport is not offloaded by HW */
3523 return features & ~(NETIF_F_CSUM_MASK | NETIF_F_GSO_MASK);
3524}
3525
3526static netdev_features_t mlx5e_features_check(struct sk_buff *skb,
3527 struct net_device *netdev,
3528 netdev_features_t features)
3529{
3530 struct mlx5e_priv *priv = netdev_priv(netdev);
3531
3532 features = vlan_features_check(skb, features);
3533 features = vxlan_features_check(skb, features);
3534
2ac9cfe7
IT		 3535#ifdef CONFIG_MLX5_EN_IPSEC
3536 if (mlx5e_ipsec_feature_check(skb, netdev, features))
3537 return features;
3538#endif
3539
b3f63c3d
MF		 3540 /* Validate if the tunneled packet is being offloaded by HW */
3541 if (skb->encapsulation &&
3542 (features & NETIF_F_CSUM_MASK || features & NETIF_F_GSO_MASK))
3543 return mlx5e_vxlan_features_check(priv, skb, features);
3544
3545 return features;
3546}
3547
3947ca18
DJ		 3548static void mlx5e_tx_timeout(struct net_device *dev)
3549{
3550 struct mlx5e_priv *priv = netdev_priv(dev);
3551 bool sched_work = false;
3552 int i;
3553
3554 netdev_err(dev, "TX timeout detected\n");
3555
6a9764ef 3556 for (i = 0; i < priv->channels.num * priv->channels.params.num_tc; i++) {
acc6c595 3557 struct mlx5e_txqsq *sq = priv->txq2sq[i];
3947ca18 3558
2c1ccc99 3559 if (!netif_xmit_stopped(netdev_get_tx_queue(dev, i)))
3947ca18
DJ		 3560 continue;
3561 sched_work = true;
c0f1147d 3562 clear_bit(MLX5E_SQ_STATE_ENABLED, &sq->state);
3947ca18
DJ		 3563 netdev_err(dev, "TX timeout on queue: %d, SQ: 0x%x, CQ: 0x%x, SQ Cons: 0x%x SQ Prod: 0x%x\n",
3564 i, sq->sqn, sq->cq.mcq.cqn, sq->cc, sq->pc);
3565 }
3566
3567 if (sched_work && test_bit(MLX5E_STATE_OPENED, &priv->state))
3568 schedule_work(&priv->tx_timeout_work);
3569}
3570
86994156
RS		 3571static int mlx5e_xdp_set(struct net_device *netdev, struct bpf_prog *prog)
3572{
3573 struct mlx5e_priv *priv = netdev_priv(netdev);
3574 struct bpf_prog *old_prog;
3575 int err = 0;
3576 bool reset, was_opened;
3577 int i;
3578
3579 mutex_lock(&priv->state_lock);
3580
3581 if ((netdev->features & NETIF_F_LRO) && prog) {
3582 netdev_warn(netdev, "can't set XDP while LRO is on, disable LRO first\n");
3583 err = -EINVAL;
3584 goto unlock;
3585 }
3586
547eede0
IT		 3587 if ((netdev->features & NETIF_F_HW_ESP) && prog) {
3588 netdev_warn(netdev, "can't set XDP with IPSec offload\n");
3589 err = -EINVAL;
3590 goto unlock;
3591 }
3592
86994156
RS		 3593 was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
3594 /* no need for full reset when exchanging programs */
6a9764ef 3595 reset = (!priv->channels.params.xdp_prog || !prog);
86994156
RS		 3596
3597 if (was_opened && reset)
3598 mlx5e_close_locked(netdev);
c54c0629
DB		 3599 if (was_opened && !reset) {
3600 /* num_channels is invariant here, so we can take the
3601 * batched reference right upfront.
3602 */
6a9764ef 3603 prog = bpf_prog_add(prog, priv->channels.num);
c54c0629
DB		 3604 if (IS_ERR(prog)) {
3605 err = PTR_ERR(prog);
3606 goto unlock;
3607 }
3608 }
86994156 3609
c54c0629
DB		 3610 /* exchange programs, extra prog reference we got from caller
3611 * as long as we don't fail from this point onwards.
3612 */
6a9764ef 3613 old_prog = xchg(&priv->channels.params.xdp_prog, prog);
86994156
RS		 3614 if (old_prog)
3615 bpf_prog_put(old_prog);
3616
3617 if (reset) /* change RQ type according to priv->xdp_prog */
6a9764ef 3618 mlx5e_set_rq_params(priv->mdev, &priv->channels.params);
86994156
RS		 3619
3620 if (was_opened && reset)
3621 mlx5e_open_locked(netdev);
3622
3623 if (!test_bit(MLX5E_STATE_OPENED, &priv->state) || reset)
3624 goto unlock;
3625
3626 /* exchanging programs w/o reset, we update ref counts on behalf
3627 * of the channels RQs here.
3628 */
ff9c852f
SM		 3629 for (i = 0; i < priv->channels.num; i++) {
3630 struct mlx5e_channel *c = priv->channels.c[i];
86994156 3631
c0f1147d 3632 clear_bit(MLX5E_RQ_STATE_ENABLED, &c->rq.state);
86994156
RS		 3633 napi_synchronize(&c->napi);
3634 /* prevent mlx5e_poll_rx_cq from accessing rq->xdp_prog */
3635
3636 old_prog = xchg(&c->rq.xdp_prog, prog);
3637
c0f1147d 3638 set_bit(MLX5E_RQ_STATE_ENABLED, &c->rq.state);
86994156
RS		 3639 /* napi_schedule in case we have missed anything */
3640 set_bit(MLX5E_CHANNEL_NAPI_SCHED, &c->flags);
3641 napi_schedule(&c->napi);
3642
3643 if (old_prog)
3644 bpf_prog_put(old_prog);
3645 }
3646
3647unlock:
3648 mutex_unlock(&priv->state_lock);
3649 return err;
3650}
3651
821b2e29 3652static u32 mlx5e_xdp_query(struct net_device *dev)
86994156
RS		 3653{
3654 struct mlx5e_priv *priv = netdev_priv(dev);
821b2e29
MKL		 3655 const struct bpf_prog *xdp_prog;
3656 u32 prog_id = 0;
86994156 3657
821b2e29
MKL		 3658 mutex_lock(&priv->state_lock);
3659 xdp_prog = priv->channels.params.xdp_prog;
3660 if (xdp_prog)
3661 prog_id = xdp_prog->aux->id;
3662 mutex_unlock(&priv->state_lock);
3663
3664 return prog_id;
86994156
RS		 3665}
3666
3667static int mlx5e_xdp(struct net_device *dev, struct netdev_xdp *xdp)
3668{
3669 switch (xdp->command) {
3670 case XDP_SETUP_PROG:
3671 return mlx5e_xdp_set(dev, xdp->prog);
3672 case XDP_QUERY_PROG:
821b2e29
MKL		 3673 xdp->prog_id = mlx5e_xdp_query(dev);
3674 xdp->prog_attached = !!xdp->prog_id;
86994156
RS		 3675 return 0;
3676 default:
3677 return -EINVAL;
3678 }
3679}
3680
80378384
CO		 3681#ifdef CONFIG_NET_POLL_CONTROLLER
3682/* Fake "interrupt" called by netpoll (eg netconsole) to send skbs without
3683 * reenabling interrupts.
3684 */
3685static void mlx5e_netpoll(struct net_device *dev)
3686{
3687 struct mlx5e_priv *priv = netdev_priv(dev);
ff9c852f
SM		 3688 struct mlx5e_channels *chs = &priv->channels;
3689
80378384
CO		 3690 int i;
3691
ff9c852f
SM		 3692 for (i = 0; i < chs->num; i++)
3693 napi_schedule(&chs->c[i]->napi);
80378384
CO		 3694}
3695#endif
3696
b0eed40e 3697static const struct net_device_ops mlx5e_netdev_ops_basic = {
f62b8bb8
AV		 3698 .ndo_open = mlx5e_open,
3699 .ndo_stop = mlx5e_close,
3700 .ndo_start_xmit = mlx5e_xmit,
0cf0f6d3 3701 .ndo_setup_tc = mlx5e_setup_tc,
08fb1dac 3702 .ndo_select_queue = mlx5e_select_queue,
f62b8bb8
AV		 3703 .ndo_get_stats64 = mlx5e_get_stats,
3704 .ndo_set_rx_mode = mlx5e_set_rx_mode,
3705 .ndo_set_mac_address = mlx5e_set_mac,
b0eed40e
SM		 3706 .ndo_vlan_rx_add_vid = mlx5e_vlan_rx_add_vid,
3707 .ndo_vlan_rx_kill_vid = mlx5e_vlan_rx_kill_vid,
f62b8bb8 3708 .ndo_set_features = mlx5e_set_features,
b0eed40e
SM		 3709 .ndo_change_mtu = mlx5e_change_mtu,
3710 .ndo_do_ioctl = mlx5e_ioctl,
507f0c81 3711 .ndo_set_tx_maxrate = mlx5e_set_tx_maxrate,
45bf454a
MG		 3712#ifdef CONFIG_RFS_ACCEL
3713 .ndo_rx_flow_steer = mlx5e_rx_flow_steer,
3714#endif
3947ca18 3715 .ndo_tx_timeout = mlx5e_tx_timeout,
86994156 3716 .ndo_xdp = mlx5e_xdp,
80378384
CO		 3717#ifdef CONFIG_NET_POLL_CONTROLLER
3718 .ndo_poll_controller = mlx5e_netpoll,
3719#endif
b0eed40e
SM		 3720};
3721
3722static const struct net_device_ops mlx5e_netdev_ops_sriov = {
3723 .ndo_open = mlx5e_open,
3724 .ndo_stop = mlx5e_close,
3725 .ndo_start_xmit = mlx5e_xmit,
0cf0f6d3 3726 .ndo_setup_tc = mlx5e_setup_tc,
08fb1dac 3727 .ndo_select_queue = mlx5e_select_queue,
b0eed40e
SM		 3728 .ndo_get_stats64 = mlx5e_get_stats,
3729 .ndo_set_rx_mode = mlx5e_set_rx_mode,
3730 .ndo_set_mac_address = mlx5e_set_mac,
3731 .ndo_vlan_rx_add_vid = mlx5e_vlan_rx_add_vid,
3732 .ndo_vlan_rx_kill_vid = mlx5e_vlan_rx_kill_vid,
3733 .ndo_set_features = mlx5e_set_features,
3734 .ndo_change_mtu = mlx5e_change_mtu,
3735 .ndo_do_ioctl = mlx5e_ioctl,
974c3f30
AD		 3736 .ndo_udp_tunnel_add = mlx5e_add_vxlan_port,
3737 .ndo_udp_tunnel_del = mlx5e_del_vxlan_port,
507f0c81 3738 .ndo_set_tx_maxrate = mlx5e_set_tx_maxrate,
b3f63c3d 3739 .ndo_features_check = mlx5e_features_check,
45bf454a
MG		 3740#ifdef CONFIG_RFS_ACCEL
3741 .ndo_rx_flow_steer = mlx5e_rx_flow_steer,
3742#endif
b0eed40e
SM		 3743 .ndo_set_vf_mac = mlx5e_set_vf_mac,
3744 .ndo_set_vf_vlan = mlx5e_set_vf_vlan,
f942380c 3745 .ndo_set_vf_spoofchk = mlx5e_set_vf_spoofchk,
1edc57e2 3746 .ndo_set_vf_trust = mlx5e_set_vf_trust,
bd77bf1c 3747 .ndo_set_vf_rate = mlx5e_set_vf_rate,
b0eed40e
SM		 3748 .ndo_get_vf_config = mlx5e_get_vf_config,
3749 .ndo_set_vf_link_state = mlx5e_set_vf_link_state,
3750 .ndo_get_vf_stats = mlx5e_get_vf_stats,
3947ca18 3751 .ndo_tx_timeout = mlx5e_tx_timeout,
86994156 3752 .ndo_xdp = mlx5e_xdp,
80378384
CO		 3753#ifdef CONFIG_NET_POLL_CONTROLLER
3754 .ndo_poll_controller = mlx5e_netpoll,
3755#endif
370bad0f
OG		 3756 .ndo_has_offload_stats = mlx5e_has_offload_stats,
3757 .ndo_get_offload_stats = mlx5e_get_offload_stats,
f62b8bb8
AV		 3758};
3759
3760static int mlx5e_check_required_hca_cap(struct mlx5_core_dev *mdev)
3761{
3762 if (MLX5_CAP_GEN(mdev, port_type) != MLX5_CAP_PORT_TYPE_ETH)
9eb78923 3763 return -EOPNOTSUPP;
f62b8bb8
AV		 3764 if (!MLX5_CAP_GEN(mdev, eth_net_offloads) ||
3765 !MLX5_CAP_GEN(mdev, nic_flow_table) ||
3766 !MLX5_CAP_ETH(mdev, csum_cap) ||
3767 !MLX5_CAP_ETH(mdev, max_lso_cap) ||
3768 !MLX5_CAP_ETH(mdev, vlan_cap) ||
796a27ec
GP		 3769 !MLX5_CAP_ETH(mdev, rss_ind_tbl_cap) ||
3770 MLX5_CAP_FLOWTABLE(mdev,
3771 flow_table_properties_nic_receive.max_ft_level)
3772 < 3) {
f62b8bb8
AV		 3773 mlx5_core_warn(mdev,
3774 "Not creating net device, some required device capabilities are missing\n");
9eb78923 3775 return -EOPNOTSUPP;
f62b8bb8 3776 }
66189961
TT		 3777 if (!MLX5_CAP_ETH(mdev, self_lb_en_modifiable))
3778 mlx5_core_warn(mdev, "Self loop back prevention is not supported\n");
7524a5d8 3779 if (!MLX5_CAP_GEN(mdev, cq_moderation))
3e432ab6 3780 mlx5_core_warn(mdev, "CQ moderation is not supported\n");
66189961 3781
f62b8bb8
AV		 3782 return 0;
3783}
3784
58d52291
AS		 3785u16 mlx5e_get_max_inline_cap(struct mlx5_core_dev *mdev)
3786{
3787 int bf_buf_size = (1 << MLX5_CAP_GEN(mdev, log_bf_reg_size)) / 2;
3788
3789 return bf_buf_size -
3790 sizeof(struct mlx5e_tx_wqe) +
3791 2 /*sizeof(mlx5e_tx_wqe.inline_hdr_start)*/;
3792}
3793
d8c9660d
TT		 3794void mlx5e_build_default_indir_rqt(struct mlx5_core_dev *mdev,
3795 u32 *indirection_rqt, int len,
85082dba
TT		 3796 int num_channels)
3797{
d8c9660d
TT		 3798 int node = mdev->priv.numa_node;
3799 int node_num_of_cores;
85082dba
TT		 3800 int i;
3801
d8c9660d
TT		 3802 if (node == -1)
3803 node = first_online_node;
3804
3805 node_num_of_cores = cpumask_weight(cpumask_of_node(node));
3806
3807 if (node_num_of_cores)
3808 num_channels = min_t(int, num_channels, node_num_of_cores);
3809
85082dba
TT		 3810 for (i = 0; i < len; i++)
3811 indirection_rqt[i] = i % num_channels;
3812}
3813
b797a684
SM		 3814static int mlx5e_get_pci_bw(struct mlx5_core_dev *mdev, u32 *pci_bw)
3815{
3816 enum pcie_link_width width;
3817 enum pci_bus_speed speed;
3818 int err = 0;
3819
3820 err = pcie_get_minimum_link(mdev->pdev, &speed, &width);
3821 if (err)
3822 return err;
3823
3824 if (speed == PCI_SPEED_UNKNOWN || width == PCIE_LNK_WIDTH_UNKNOWN)
3825 return -EINVAL;
3826
3827 switch (speed) {
3828 case PCIE_SPEED_2_5GT:
3829 *pci_bw = 2500 * width;
3830 break;
3831 case PCIE_SPEED_5_0GT:
3832 *pci_bw = 5000 * width;
3833 break;
3834 case PCIE_SPEED_8_0GT:
3835 *pci_bw = 8000 * width;
3836 break;
3837 default:
3838 return -EINVAL;
3839 }
3840
3841 return 0;
3842}
3843
3844static bool cqe_compress_heuristic(u32 link_speed, u32 pci_bw)
3845{
3846 return (link_speed && pci_bw &&
3847 (pci_bw < 40000) && (pci_bw < link_speed));
3848}
3849
0f6e4cf6
EBE		 3850static bool hw_lro_heuristic(u32 link_speed, u32 pci_bw)
3851{
3852 return !(link_speed && pci_bw &&
3853 (pci_bw <= 16000) && (pci_bw < link_speed));
3854}
3855
9908aa29
TT		 3856void mlx5e_set_rx_cq_mode_params(struct mlx5e_params *params, u8 cq_period_mode)
3857{
3858 params->rx_cq_period_mode = cq_period_mode;
3859
3860 params->rx_cq_moderation.pkts =
3861 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS;
3862 params->rx_cq_moderation.usec =
3863 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC;
3864
3865 if (cq_period_mode == MLX5_CQ_PERIOD_MODE_START_FROM_CQE)
3866 params->rx_cq_moderation.usec =
3867 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC_FROM_CQE;
6a9764ef 3868
457fcd8a
SM		 3869 if (params->rx_am_enabled)
3870 params->rx_cq_moderation =
3871 mlx5e_am_get_def_profile(params->rx_cq_period_mode);
3872
6a9764ef
SM		 3873 MLX5E_SET_PFLAG(params, MLX5E_PFLAG_RX_CQE_BASED_MODER,
3874 params->rx_cq_period_mode == MLX5_CQ_PERIOD_MODE_START_FROM_CQE);
9908aa29
TT		 3875}
3876
2b029556
SM		 3877u32 mlx5e_choose_lro_timeout(struct mlx5_core_dev *mdev, u32 wanted_timeout)
3878{
3879 int i;
3880
3881 /* The supported periods are organized in ascending order */
3882 for (i = 0; i < MLX5E_LRO_TIMEOUT_ARR_SIZE - 1; i++)
3883 if (MLX5_CAP_ETH(mdev, lro_timer_supported_periods[i]) >= wanted_timeout)
3884 break;
3885
3886 return MLX5_CAP_ETH(mdev, lro_timer_supported_periods[i]);
3887}
3888
8f493ffd
SM		 3889void mlx5e_build_nic_params(struct mlx5_core_dev *mdev,
3890 struct mlx5e_params *params,
3891 u16 max_channels)
f62b8bb8 3892{
6a9764ef 3893 u8 cq_period_mode = 0;
b797a684
SM		 3894 u32 link_speed = 0;
3895 u32 pci_bw = 0;
2fc4bfb7 3896
6a9764ef
SM		 3897 params->num_channels = max_channels;
3898 params->num_tc = 1;
2b029556 3899
0f6e4cf6
EBE		 3900 mlx5e_get_max_linkspeed(mdev, &link_speed);
3901 mlx5e_get_pci_bw(mdev, &pci_bw);
3902 mlx5_core_dbg(mdev, "Max link speed = %d, PCI BW = %d\n",
3903 link_speed, pci_bw);
3904
6a9764ef
SM		 3905 /* SQ */
3906 params->log_sq_size = is_kdump_kernel() ?
b4e029da
KH		 3907 MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE :
3908 MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE;
461017cb 3909
b797a684 3910 /* set CQE compression */
6a9764ef 3911 params->rx_cqe_compress_def = false;
b797a684 3912 if (MLX5_CAP_GEN(mdev, cqe_compression) &&
e53eef63 3913 MLX5_CAP_GEN(mdev, vport_group_manager))
6a9764ef 3914 params->rx_cqe_compress_def = cqe_compress_heuristic(link_speed, pci_bw);
0f6e4cf6 3915
6a9764ef
SM		 3916 MLX5E_SET_PFLAG(params, MLX5E_PFLAG_RX_CQE_COMPRESS, params->rx_cqe_compress_def);
3917
3918 /* RQ */
3919 mlx5e_set_rq_params(mdev, params);
b797a684 3920
6a9764ef 3921 /* HW LRO */
c139dbfd 3922
5426a0b2 3923 /* TODO: && MLX5_CAP_ETH(mdev, lro_cap) */
6a9764ef 3924 if (params->rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ)
0f6e4cf6 3925 params->lro_en = hw_lro_heuristic(link_speed, pci_bw);
6a9764ef 3926 params->lro_timeout = mlx5e_choose_lro_timeout(mdev, MLX5E_DEFAULT_LRO_TIMEOUT);
b0d4660b 3927
6a9764ef
SM		 3928 /* CQ moderation params */
3929 cq_period_mode = MLX5_CAP_GEN(mdev, cq_period_start_from_cqe) ?
3930 MLX5_CQ_PERIOD_MODE_START_FROM_CQE :
3931 MLX5_CQ_PERIOD_MODE_START_FROM_EQE;
3932 params->rx_am_enabled = MLX5_CAP_GEN(mdev, cq_moderation);
3933 mlx5e_set_rx_cq_mode_params(params, cq_period_mode);
9908aa29 3934
6a9764ef
SM		 3935 params->tx_cq_moderation.usec = MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC;
3936 params->tx_cq_moderation.pkts = MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS;
9908aa29 3937
6a9764ef
SM		 3938 /* TX inline */
3939 params->tx_max_inline = mlx5e_get_max_inline_cap(mdev);
3940 mlx5_query_min_inline(mdev, &params->tx_min_inline_mode);
3941 if (params->tx_min_inline_mode == MLX5_INLINE_MODE_NONE &&
a6f402e4 3942 !MLX5_CAP_ETH(mdev, wqe_vlan_insert))
6a9764ef 3943 params->tx_min_inline_mode = MLX5_INLINE_MODE_L2;
a6f402e4 3944
6a9764ef
SM		 3945 /* RSS */
3946 params->rss_hfunc = ETH_RSS_HASH_XOR;
3947 netdev_rss_key_fill(params->toeplitz_hash_key, sizeof(params->toeplitz_hash_key));
3948 mlx5e_build_default_indir_rqt(mdev, params->indirection_rqt,
3949 MLX5E_INDIR_RQT_SIZE, max_channels);
3950}
f62b8bb8 3951
6a9764ef
SM		 3952static void mlx5e_build_nic_netdev_priv(struct mlx5_core_dev *mdev,
3953 struct net_device *netdev,
3954 const struct mlx5e_profile *profile,
3955 void *ppriv)
3956{
3957 struct mlx5e_priv *priv = netdev_priv(netdev);
57afead5 3958
6a9764ef
SM		 3959 priv->mdev = mdev;
3960 priv->netdev = netdev;
3961 priv->profile = profile;
3962 priv->ppriv = ppriv;
c139dbfd 3963 priv->hard_mtu = MLX5E_ETH_HARD_MTU;
2d75b2bc 3964
6a9764ef 3965 mlx5e_build_nic_params(mdev, &priv->channels.params, profile->max_nch(mdev));
9908aa29 3966
f62b8bb8
AV		 3967 mutex_init(&priv->state_lock);
3968
3969 INIT_WORK(&priv->update_carrier_work, mlx5e_update_carrier_work);
3970 INIT_WORK(&priv->set_rx_mode_work, mlx5e_set_rx_mode_work);
3947ca18 3971 INIT_WORK(&priv->tx_timeout_work, mlx5e_tx_timeout_work);
f62b8bb8
AV		 3972 INIT_DELAYED_WORK(&priv->update_stats_work, mlx5e_update_stats_work);
3973}
3974
3975static void mlx5e_set_netdev_dev_addr(struct net_device *netdev)
3976{
3977 struct mlx5e_priv *priv = netdev_priv(netdev);
3978
e1d7d349 3979 mlx5_query_nic_vport_mac_address(priv->mdev, 0, netdev->dev_addr);
108805fc
SM		 3980 if (is_zero_ether_addr(netdev->dev_addr) &&
3981 !MLX5_CAP_GEN(priv->mdev, vport_group_manager)) {
3982 eth_hw_addr_random(netdev);
3983 mlx5_core_info(priv->mdev, "Assigned random MAC address %pM\n", netdev->dev_addr);
3984 }
f62b8bb8
AV		 3985}
3986
cb67b832
HHZ		 3987static const struct switchdev_ops mlx5e_switchdev_ops = {
3988 .switchdev_port_attr_get = mlx5e_attr_get,
3989};
3990
6bfd390b 3991static void mlx5e_build_nic_netdev(struct net_device *netdev)
f62b8bb8
AV		 3992{
3993 struct mlx5e_priv *priv = netdev_priv(netdev);
3994 struct mlx5_core_dev *mdev = priv->mdev;
94cb1ebb
EBE		 3995 bool fcs_supported;
3996 bool fcs_enabled;
f62b8bb8
AV		 3997
3998 SET_NETDEV_DEV(netdev, &mdev->pdev->dev);
3999
08fb1dac 4000 if (MLX5_CAP_GEN(mdev, vport_group_manager)) {
b0eed40e 4001 netdev->netdev_ops = &mlx5e_netdev_ops_sriov;
08fb1dac 4002#ifdef CONFIG_MLX5_CORE_EN_DCB
80653f73
HN		 4003 if (MLX5_CAP_GEN(mdev, qos))
4004 netdev->dcbnl_ops = &mlx5e_dcbnl_ops;
08fb1dac
SM		 4005#endif
4006 } else {
b0eed40e 4007 netdev->netdev_ops = &mlx5e_netdev_ops_basic;
08fb1dac 4008 }
66e49ded 4009
f62b8bb8
AV		 4010 netdev->watchdog_timeo = 15 * HZ;
4011
4012 netdev->ethtool_ops = &mlx5e_ethtool_ops;
4013
12be4b21 4014 netdev->vlan_features |= NETIF_F_SG;
f62b8bb8
AV		 4015 netdev->vlan_features |= NETIF_F_IP_CSUM;
4016 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
4017 netdev->vlan_features |= NETIF_F_GRO;
4018 netdev->vlan_features |= NETIF_F_TSO;
4019 netdev->vlan_features |= NETIF_F_TSO6;
4020 netdev->vlan_features |= NETIF_F_RXCSUM;
4021 netdev->vlan_features |= NETIF_F_RXHASH;
4022
4023 if (!!MLX5_CAP_ETH(mdev, lro_cap))
4024 netdev->vlan_features |= NETIF_F_LRO;
4025
4026 netdev->hw_features = netdev->vlan_features;
e4cf27bd 4027 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_TX;
f62b8bb8
AV		 4028 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_RX;
4029 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_FILTER;
4030
b3f63c3d 4031 if (mlx5e_vxlan_allowed(mdev)) {
b49663c8
AD		 4032 netdev->hw_features |= NETIF_F_GSO_UDP_TUNNEL |
4033 NETIF_F_GSO_UDP_TUNNEL_CSUM |
4034 NETIF_F_GSO_PARTIAL;
b3f63c3d 4035 netdev->hw_enc_features |= NETIF_F_IP_CSUM;
f3ed653c 4036 netdev->hw_enc_features |= NETIF_F_IPV6_CSUM;
b3f63c3d
MF		 4037 netdev->hw_enc_features |= NETIF_F_TSO;
4038 netdev->hw_enc_features |= NETIF_F_TSO6;
b3f63c3d 4039 netdev->hw_enc_features |= NETIF_F_GSO_UDP_TUNNEL;
b49663c8
AD		 4040 netdev->hw_enc_features |= NETIF_F_GSO_UDP_TUNNEL_CSUM |
4041 NETIF_F_GSO_PARTIAL;
4042 netdev->gso_partial_features = NETIF_F_GSO_UDP_TUNNEL_CSUM;
b3f63c3d
MF		 4043 }
4044
94cb1ebb
EBE		 4045 mlx5_query_port_fcs(mdev, &fcs_supported, &fcs_enabled);
4046
4047 if (fcs_supported)
4048 netdev->hw_features |= NETIF_F_RXALL;
4049
102722fc
GE		 4050 if (MLX5_CAP_ETH(mdev, scatter_fcs))
4051 netdev->hw_features |= NETIF_F_RXFCS;
4052
f62b8bb8 4053 netdev->features = netdev->hw_features;
6a9764ef 4054 if (!priv->channels.params.lro_en)
f62b8bb8
AV		 4055 netdev->features &= ~NETIF_F_LRO;
4056
94cb1ebb
EBE		 4057 if (fcs_enabled)
4058 netdev->features &= ~NETIF_F_RXALL;
4059
102722fc
GE		 4060 if (!priv->channels.params.scatter_fcs_en)
4061 netdev->features &= ~NETIF_F_RXFCS;
4062
e8f887ac
AV		 4063#define FT_CAP(f) MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive.f)
4064 if (FT_CAP(flow_modify_en) &&
4065 FT_CAP(modify_root) &&
4066 FT_CAP(identified_miss_table_mode) &&
1cabe6b0
MG		 4067 FT_CAP(flow_table_modify)) {
4068 netdev->hw_features |= NETIF_F_HW_TC;
4069#ifdef CONFIG_RFS_ACCEL
4070 netdev->hw_features |= NETIF_F_NTUPLE;
4071#endif
4072 }
e8f887ac 4073
f62b8bb8
AV		 4074 netdev->features |= NETIF_F_HIGHDMA;
4075
4076 netdev->priv_flags |= IFF_UNICAST_FLT;
4077
4078 mlx5e_set_netdev_dev_addr(netdev);
cb67b832
HHZ		 4079
4080#ifdef CONFIG_NET_SWITCHDEV
4081 if (MLX5_CAP_GEN(mdev, vport_group_manager))
4082 netdev->switchdev_ops = &mlx5e_switchdev_ops;
4083#endif
547eede0
IT		 4084
4085 mlx5e_ipsec_build_netdev(priv);
f62b8bb8
AV		 4086}
4087
593cf338
RS		 4088static void mlx5e_create_q_counter(struct mlx5e_priv *priv)
4089{
4090 struct mlx5_core_dev *mdev = priv->mdev;
4091 int err;
4092
4093 err = mlx5_core_alloc_q_counter(mdev, &priv->q_counter);
4094 if (err) {
4095 mlx5_core_warn(mdev, "alloc queue counter failed, %d\n", err);
4096 priv->q_counter = 0;
4097 }
4098}
4099
4100static void mlx5e_destroy_q_counter(struct mlx5e_priv *priv)
4101{
4102 if (!priv->q_counter)
4103 return;
4104
4105 mlx5_core_dealloc_q_counter(priv->mdev, priv->q_counter);
4106}
4107
6bfd390b
HHZ		 4108static void mlx5e_nic_init(struct mlx5_core_dev *mdev,
4109 struct net_device *netdev,
127ea380
HHZ		 4110 const struct mlx5e_profile *profile,
4111 void *ppriv)
6bfd390b
HHZ		 4112{
4113 struct mlx5e_priv *priv = netdev_priv(netdev);
547eede0 4114 int err;
6bfd390b 4115
127ea380 4116 mlx5e_build_nic_netdev_priv(mdev, netdev, profile, ppriv);
547eede0
IT		 4117 err = mlx5e_ipsec_init(priv);
4118 if (err)
4119 mlx5_core_err(mdev, "IPSec initialization failed, %d\n", err);
6bfd390b
HHZ		 4120 mlx5e_build_nic_netdev(netdev);
4121 mlx5e_vxlan_init(priv);
4122}
4123
4124static void mlx5e_nic_cleanup(struct mlx5e_priv *priv)
4125{
547eede0 4126 mlx5e_ipsec_cleanup(priv);
6bfd390b 4127 mlx5e_vxlan_cleanup(priv);
127ea380 4128
6a9764ef
SM		 4129 if (priv->channels.params.xdp_prog)
4130 bpf_prog_put(priv->channels.params.xdp_prog);
6bfd390b
HHZ		 4131}
4132
4133static int mlx5e_init_nic_rx(struct mlx5e_priv *priv)
4134{
4135 struct mlx5_core_dev *mdev = priv->mdev;
4136 int err;
6bfd390b 4137
8f493ffd
SM		 4138 err = mlx5e_create_indirect_rqt(priv);
4139 if (err)
6bfd390b 4140 return err;
6bfd390b
HHZ		 4141
4142 err = mlx5e_create_direct_rqts(priv);
8f493ffd 4143 if (err)
6bfd390b 4144 goto err_destroy_indirect_rqts;
6bfd390b
HHZ		 4145
4146 err = mlx5e_create_indirect_tirs(priv);
8f493ffd 4147 if (err)
6bfd390b 4148 goto err_destroy_direct_rqts;
6bfd390b
HHZ		 4149
4150 err = mlx5e_create_direct_tirs(priv);
8f493ffd 4151 if (err)
6bfd390b 4152 goto err_destroy_indirect_tirs;
6bfd390b
HHZ		 4153
4154 err = mlx5e_create_flow_steering(priv);
4155 if (err) {
4156 mlx5_core_warn(mdev, "create flow steering failed, %d\n", err);
4157 goto err_destroy_direct_tirs;
4158 }
4159
4160 err = mlx5e_tc_init(priv);
4161 if (err)
4162 goto err_destroy_flow_steering;
4163
4164 return 0;
4165
4166err_destroy_flow_steering:
4167 mlx5e_destroy_flow_steering(priv);
4168err_destroy_direct_tirs:
4169 mlx5e_destroy_direct_tirs(priv);
4170err_destroy_indirect_tirs:
4171 mlx5e_destroy_indirect_tirs(priv);
4172err_destroy_direct_rqts:
8f493ffd 4173 mlx5e_destroy_direct_rqts(priv);
6bfd390b
HHZ		 4174err_destroy_indirect_rqts:
4175 mlx5e_destroy_rqt(priv, &priv->indir_rqt);
4176 return err;
4177}
4178
4179static void mlx5e_cleanup_nic_rx(struct mlx5e_priv *priv)
4180{
6bfd390b
HHZ		 4181 mlx5e_tc_cleanup(priv);
4182 mlx5e_destroy_flow_steering(priv);
4183 mlx5e_destroy_direct_tirs(priv);
4184 mlx5e_destroy_indirect_tirs(priv);
8f493ffd 4185 mlx5e_destroy_direct_rqts(priv);
6bfd390b
HHZ		 4186 mlx5e_destroy_rqt(priv, &priv->indir_rqt);
4187}
4188
4189static int mlx5e_init_nic_tx(struct mlx5e_priv *priv)
4190{
4191 int err;
4192
4193 err = mlx5e_create_tises(priv);
4194 if (err) {
4195 mlx5_core_warn(priv->mdev, "create tises failed, %d\n", err);
4196 return err;
4197 }
4198
4199#ifdef CONFIG_MLX5_CORE_EN_DCB
e207b7e9 4200 mlx5e_dcbnl_initialize(priv);
6bfd390b
HHZ		 4201#endif
4202 return 0;
4203}
4204
4205static void mlx5e_nic_enable(struct mlx5e_priv *priv)
4206{
4207 struct net_device *netdev = priv->netdev;
4208 struct mlx5_core_dev *mdev = priv->mdev;
2c3b5bee
SM		 4209 u16 max_mtu;
4210
4211 mlx5e_init_l2_addr(priv);
4212
4213 /* MTU range: 68 - hw-specific max */
4214 netdev->min_mtu = ETH_MIN_MTU;
4215 mlx5_query_port_max_mtu(priv->mdev, &max_mtu, 1);
c139dbfd 4216 netdev->max_mtu = MLX5E_HW2SW_MTU(priv, max_mtu);
2c3b5bee 4217 mlx5e_set_dev_port_mtu(priv);
6bfd390b 4218
7907f23a
AH		 4219 mlx5_lag_add(mdev, netdev);
4220
6bfd390b 4221 mlx5e_enable_async_events(priv);
127ea380 4222
1d447a39
SM		 4223 if (MLX5_CAP_GEN(mdev, vport_group_manager))
4224 mlx5e_register_vport_reps(priv);
2c3b5bee 4225
610e89e0
SM		 4226 if (netdev->reg_state != NETREG_REGISTERED)
4227 return;
4228
4229 /* Device already registered: sync netdev system state */
4230 if (mlx5e_vxlan_allowed(mdev)) {
4231 rtnl_lock();
4232 udp_tunnel_get_rx_info(netdev);
4233 rtnl_unlock();
4234 }
4235
4236 queue_work(priv->wq, &priv->set_rx_mode_work);
2c3b5bee
SM		 4237
4238 rtnl_lock();
4239 if (netif_running(netdev))
4240 mlx5e_open(netdev);
4241 netif_device_attach(netdev);
4242 rtnl_unlock();
6bfd390b
HHZ		 4243}
4244
4245static void mlx5e_nic_disable(struct mlx5e_priv *priv)
4246{
3deef8ce 4247 struct mlx5_core_dev *mdev = priv->mdev;
3deef8ce 4248
2c3b5bee
SM		 4249 rtnl_lock();
4250 if (netif_running(priv->netdev))
4251 mlx5e_close(priv->netdev);
4252 netif_device_detach(priv->netdev);
4253 rtnl_unlock();
4254
6bfd390b 4255 queue_work(priv->wq, &priv->set_rx_mode_work);
1d447a39 4256
3deef8ce 4257 if (MLX5_CAP_GEN(mdev, vport_group_manager))
1d447a39
SM		 4258 mlx5e_unregister_vport_reps(priv);
4259
6bfd390b 4260 mlx5e_disable_async_events(priv);
3deef8ce 4261 mlx5_lag_remove(mdev);
6bfd390b
HHZ		 4262}
4263
4264static const struct mlx5e_profile mlx5e_nic_profile = {
4265 .init = mlx5e_nic_init,
4266 .cleanup = mlx5e_nic_cleanup,
4267 .init_rx = mlx5e_init_nic_rx,
4268 .cleanup_rx = mlx5e_cleanup_nic_rx,
4269 .init_tx = mlx5e_init_nic_tx,
4270 .cleanup_tx = mlx5e_cleanup_nic_tx,
4271 .enable = mlx5e_nic_enable,
4272 .disable = mlx5e_nic_disable,
3834a5e6 4273 .update_stats = mlx5e_update_ndo_stats,
6bfd390b 4274 .max_nch = mlx5e_get_max_num_channels,
7ca42c80 4275 .update_carrier = mlx5e_update_carrier,
20fd0c19
SM		 4276 .rx_handlers.handle_rx_cqe = mlx5e_handle_rx_cqe,
4277 .rx_handlers.handle_rx_cqe_mpwqe = mlx5e_handle_rx_cqe_mpwrq,
6bfd390b
HHZ		 4278 .max_tc = MLX5E_MAX_NUM_TC,
4279};
4280
2c3b5bee
SM		 4281/* mlx5e generic netdev management API (move to en_common.c) */
4282
26e59d80
MHY		 4283struct net_device *mlx5e_create_netdev(struct mlx5_core_dev *mdev,
4284 const struct mlx5e_profile *profile,
4285 void *ppriv)
f62b8bb8 4286{
26e59d80 4287 int nch = profile->max_nch(mdev);
f62b8bb8
AV		 4288 struct net_device *netdev;
4289 struct mlx5e_priv *priv;
f62b8bb8 4290
08fb1dac 4291 netdev = alloc_etherdev_mqs(sizeof(struct mlx5e_priv),
6bfd390b 4292 nch * profile->max_tc,
08fb1dac 4293 nch);
f62b8bb8
AV		 4294 if (!netdev) {
4295 mlx5_core_err(mdev, "alloc_etherdev_mqs() failed\n");
4296 return NULL;
4297 }
4298
be4891af
SM		 4299#ifdef CONFIG_RFS_ACCEL
4300 netdev->rx_cpu_rmap = mdev->rmap;
4301#endif
4302
127ea380 4303 profile->init(mdev, netdev, profile, ppriv);
f62b8bb8
AV		 4304
4305 netif_carrier_off(netdev);
4306
4307 priv = netdev_priv(netdev);
4308
7bb29755
MF		 4309 priv->wq = create_singlethread_workqueue("mlx5e");
4310 if (!priv->wq)
26e59d80
MHY		 4311 goto err_cleanup_nic;
4312
4313 return netdev;
4314
4315err_cleanup_nic:
31ac9338
OG		 4316 if (profile->cleanup)
4317 profile->cleanup(priv);
26e59d80
MHY		 4318 free_netdev(netdev);
4319
4320 return NULL;
4321}
4322
2c3b5bee 4323int mlx5e_attach_netdev(struct mlx5e_priv *priv)
26e59d80 4324{
2c3b5bee 4325 struct mlx5_core_dev *mdev = priv->mdev;
26e59d80 4326 const struct mlx5e_profile *profile;
26e59d80
MHY		 4327 int err;
4328
26e59d80
MHY		 4329 profile = priv->profile;
4330 clear_bit(MLX5E_STATE_DESTROYING, &priv->state);
7bb29755 4331
6bfd390b
HHZ		 4332 err = profile->init_tx(priv);
4333 if (err)
ec8b9981 4334 goto out;
5c50368f 4335
a43b25da 4336 err = mlx5e_open_drop_rq(mdev, &priv->drop_rq);
5c50368f
AS		 4337 if (err) {
4338 mlx5_core_err(mdev, "open drop rq failed, %d\n", err);
6bfd390b 4339 goto err_cleanup_tx;
5c50368f
AS		 4340 }
4341
6bfd390b
HHZ		 4342 err = profile->init_rx(priv);
4343 if (err)
5c50368f 4344 goto err_close_drop_rq;
5c50368f 4345
593cf338
RS		 4346 mlx5e_create_q_counter(priv);
4347
6bfd390b
HHZ		 4348 if (profile->enable)
4349 profile->enable(priv);
f62b8bb8 4350
26e59d80 4351 return 0;
5c50368f
AS		 4352
4353err_close_drop_rq:
a43b25da 4354 mlx5e_close_drop_rq(&priv->drop_rq);
5c50368f 4355
6bfd390b
HHZ		 4356err_cleanup_tx:
4357 profile->cleanup_tx(priv);
5c50368f 4358
26e59d80
MHY		 4359out:
4360 return err;
f62b8bb8
AV		 4361}
4362
2c3b5bee 4363void mlx5e_detach_netdev(struct mlx5e_priv *priv)
26e59d80 4364{
26e59d80
MHY		 4365 const struct mlx5e_profile *profile = priv->profile;
4366
4367 set_bit(MLX5E_STATE_DESTROYING, &priv->state);
26e59d80 4368
37f304d1
SM		 4369 if (profile->disable)
4370 profile->disable(priv);
4371 flush_workqueue(priv->wq);
4372
26e59d80
MHY		 4373 mlx5e_destroy_q_counter(priv);
4374 profile->cleanup_rx(priv);
a43b25da 4375 mlx5e_close_drop_rq(&priv->drop_rq);
26e59d80 4376 profile->cleanup_tx(priv);
26e59d80
MHY		 4377 cancel_delayed_work_sync(&priv->update_stats_work);
4378}
4379
2c3b5bee
SM		 4380void mlx5e_destroy_netdev(struct mlx5e_priv *priv)
4381{
4382 const struct mlx5e_profile *profile = priv->profile;
4383 struct net_device *netdev = priv->netdev;
4384
4385 destroy_workqueue(priv->wq);
4386 if (profile->cleanup)
4387 profile->cleanup(priv);
4388 free_netdev(netdev);
4389}
4390
26e59d80
MHY		 4391/* mlx5e_attach and mlx5e_detach scope should be only creating/destroying
4392 * hardware contexts and to connect it to the current netdev.
4393 */
4394static int mlx5e_attach(struct mlx5_core_dev *mdev, void *vpriv)
4395{
4396 struct mlx5e_priv *priv = vpriv;
4397 struct net_device *netdev = priv->netdev;
4398 int err;
4399
4400 if (netif_device_present(netdev))
4401 return 0;
4402
4403 err = mlx5e_create_mdev_resources(mdev);
4404 if (err)
4405 return err;
4406
2c3b5bee 4407 err = mlx5e_attach_netdev(priv);
26e59d80
MHY		 4408 if (err) {
4409 mlx5e_destroy_mdev_resources(mdev);
4410 return err;
4411 }
4412
4413 return 0;
4414}
4415
4416static void mlx5e_detach(struct mlx5_core_dev *mdev, void *vpriv)
4417{
4418 struct mlx5e_priv *priv = vpriv;
4419 struct net_device *netdev = priv->netdev;
4420
4421 if (!netif_device_present(netdev))
4422 return;
4423
2c3b5bee 4424 mlx5e_detach_netdev(priv);
26e59d80
MHY		 4425 mlx5e_destroy_mdev_resources(mdev);
4426}
4427
b50d292b
HHZ		 4428static void *mlx5e_add(struct mlx5_core_dev *mdev)
4429{
127ea380 4430 struct mlx5_eswitch *esw = mdev->priv.eswitch;
26e59d80 4431 int total_vfs = MLX5_TOTAL_VPORTS(mdev);
1d447a39 4432 struct mlx5e_rep_priv *rpriv = NULL;
26e59d80
MHY		 4433 void *priv;
4434 int vport;
4435 int err;
4436 struct net_device *netdev;
b50d292b 4437
26e59d80
MHY		 4438 err = mlx5e_check_required_hca_cap(mdev);
4439 if (err)
b50d292b
HHZ		 4440 return NULL;
4441
1d447a39
SM		 4442 if (MLX5_CAP_GEN(mdev, vport_group_manager)) {
4443 rpriv = kzalloc(sizeof(*rpriv), GFP_KERNEL);
4444 if (!rpriv) {
4445 mlx5_core_warn(mdev,
4446 "Not creating net device, Failed to alloc rep priv data\n");
4447 return NULL;
4448 }
4449 rpriv->rep = &esw->offloads.vport_reps[0];
4450 }
127ea380 4451
1d447a39 4452 netdev = mlx5e_create_netdev(mdev, &mlx5e_nic_profile, rpriv);
26e59d80
MHY		 4453 if (!netdev) {
4454 mlx5_core_err(mdev, "mlx5e_create_netdev failed\n");
4455 goto err_unregister_reps;
4456 }
4457
4458 priv = netdev_priv(netdev);
4459
4460 err = mlx5e_attach(mdev, priv);
4461 if (err) {
4462 mlx5_core_err(mdev, "mlx5e_attach failed, %d\n", err);
4463 goto err_destroy_netdev;
4464 }
4465
4466 err = register_netdev(netdev);
4467 if (err) {
4468 mlx5_core_err(mdev, "register_netdev failed, %d\n", err);
4469 goto err_detach;
b50d292b 4470 }
26e59d80
MHY		 4471
4472 return priv;
4473
4474err_detach:
4475 mlx5e_detach(mdev, priv);
4476
4477err_destroy_netdev:
2c3b5bee 4478 mlx5e_destroy_netdev(priv);
26e59d80
MHY		 4479
4480err_unregister_reps:
4481 for (vport = 1; vport < total_vfs; vport++)
4482 mlx5_eswitch_unregister_vport_rep(esw, vport);
4483
1d447a39 4484 kfree(rpriv);
26e59d80 4485 return NULL;
b50d292b
HHZ		 4486}
4487
b50d292b
HHZ		 4488static void mlx5e_remove(struct mlx5_core_dev *mdev, void *vpriv)
4489{
4490 struct mlx5e_priv *priv = vpriv;
1d447a39 4491 void *ppriv = priv->ppriv;
127ea380 4492
5e1e93c7 4493 unregister_netdev(priv->netdev);
26e59d80 4494 mlx5e_detach(mdev, vpriv);
2c3b5bee 4495 mlx5e_destroy_netdev(priv);
1d447a39 4496 kfree(ppriv);
b50d292b
HHZ		 4497}
4498
f62b8bb8
AV		 4499static void *mlx5e_get_netdev(void *vpriv)
4500{
4501 struct mlx5e_priv *priv = vpriv;
4502
4503 return priv->netdev;
4504}
4505
4506static struct mlx5_interface mlx5e_interface = {
b50d292b
HHZ		 4507 .add = mlx5e_add,
4508 .remove = mlx5e_remove,
26e59d80
MHY		 4509 .attach = mlx5e_attach,
4510 .detach = mlx5e_detach,
f62b8bb8
AV		 4511 .event = mlx5e_async_event,
4512 .protocol = MLX5_INTERFACE_PROTOCOL_ETH,
4513 .get_dev = mlx5e_get_netdev,
4514};
4515
4516void mlx5e_init(void)
4517{
2ac9cfe7 4518 mlx5e_ipsec_build_inverse_table();
665bc539 4519 mlx5e_build_ptys2ethtool_map();
f62b8bb8
AV		 4520 mlx5_register_interface(&mlx5e_interface);
4521}
4522
4523void mlx5e_cleanup(void)
4524{
4525 mlx5_unregister_interface(&mlx5e_interface);
4526}
Mirror https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git