]> git.ipfire.org Git - people/ms/linux.git/blame - drivers/net/phy/marvell.c
net: phy: add paged phy register accessors
[people/ms/linux.git] / drivers / net / phy / marvell.c
CommitLineData
00db8189
AF
1/*
2 * drivers/net/phy/marvell.c
3 *
4 * Driver for Marvell PHYs
5 *
6 * Author: Andy Fleming
7 *
8 * Copyright (c) 2004 Freescale Semiconductor, Inc.
9 *
3871c387
MS
10 * Copyright (c) 2013 Michael Stapelberg <michael@stapelberg.de>
11 *
00db8189
AF
12 * This program is free software; you can redistribute it and/or modify it
13 * under the terms of the GNU General Public License as published by the
14 * Free Software Foundation; either version 2 of the License, or (at your
15 * option) any later version.
16 *
17 */
00db8189 18#include <linux/kernel.h>
00db8189 19#include <linux/string.h>
0b04680f 20#include <linux/ctype.h>
00db8189
AF
21#include <linux/errno.h>
22#include <linux/unistd.h>
0b04680f 23#include <linux/hwmon.h>
00db8189
AF
24#include <linux/interrupt.h>
25#include <linux/init.h>
26#include <linux/delay.h>
27#include <linux/netdevice.h>
28#include <linux/etherdevice.h>
29#include <linux/skbuff.h>
30#include <linux/spinlock.h>
31#include <linux/mm.h>
32#include <linux/module.h>
00db8189
AF
33#include <linux/mii.h>
34#include <linux/ethtool.h>
35#include <linux/phy.h>
2f495c39 36#include <linux/marvell_phy.h>
cf41a51d 37#include <linux/of.h>
00db8189 38
eea3b201 39#include <linux/io.h>
00db8189 40#include <asm/irq.h>
eea3b201 41#include <linux/uaccess.h>
00db8189 42
27d916d6 43#define MII_MARVELL_PHY_PAGE 22
52295666
AL
44#define MII_MARVELL_COPPER_PAGE 0x00
45#define MII_MARVELL_FIBER_PAGE 0x01
46#define MII_MARVELL_MSCR_PAGE 0x02
47#define MII_MARVELL_LED_PAGE 0x03
48#define MII_MARVELL_MISC_TEST_PAGE 0x06
49#define MII_MARVELL_WOL_PAGE 0x11
27d916d6 50
00db8189
AF
51#define MII_M1011_IEVENT 0x13
52#define MII_M1011_IEVENT_CLEAR 0x0000
53
54#define MII_M1011_IMASK 0x12
55#define MII_M1011_IMASK_INIT 0x6400
56#define MII_M1011_IMASK_CLEAR 0x0000
57
fecd5e91
AL
58#define MII_M1011_PHY_SCR 0x10
59#define MII_M1011_PHY_SCR_DOWNSHIFT_EN BIT(11)
60#define MII_M1011_PHY_SCR_DOWNSHIFT_SHIFT 12
6ef05eb7 61#define MII_M1011_PHY_SRC_DOWNSHIFT_MASK 0x7800
fecd5e91
AL
62#define MII_M1011_PHY_SCR_MDI (0x0 << 5)
63#define MII_M1011_PHY_SCR_MDI_X (0x1 << 5)
64#define MII_M1011_PHY_SCR_AUTO_CROSS (0x3 << 5)
76884679 65
76884679
AF
66#define MII_M1111_PHY_LED_CONTROL 0x18
67#define MII_M1111_PHY_LED_DIRECT 0x4100
68#define MII_M1111_PHY_LED_COMBINE 0x411c
895ee682 69#define MII_M1111_PHY_EXT_CR 0x14
61111598
AL
70#define MII_M1111_RGMII_RX_DELAY BIT(7)
71#define MII_M1111_RGMII_TX_DELAY BIT(1)
895ee682 72#define MII_M1111_PHY_EXT_SR 0x1b
be937f1f
AS
73
74#define MII_M1111_HWCFG_MODE_MASK 0xf
be937f1f 75#define MII_M1111_HWCFG_MODE_FIBER_RGMII 0x3
4117b5be 76#define MII_M1111_HWCFG_MODE_SGMII_NO_CLK 0x4
865b813a 77#define MII_M1111_HWCFG_MODE_RTBI 0x7
5f8cbc13 78#define MII_M1111_HWCFG_MODE_COPPER_RTBI 0x9
865b813a
AL
79#define MII_M1111_HWCFG_MODE_COPPER_RGMII 0xb
80#define MII_M1111_HWCFG_FIBER_COPPER_RES BIT(13)
81#define MII_M1111_HWCFG_FIBER_COPPER_AUTO BIT(15)
be937f1f 82
c477d044
CC
83#define MII_88E1121_PHY_MSCR_REG 21
84#define MII_88E1121_PHY_MSCR_RX_DELAY BIT(5)
85#define MII_88E1121_PHY_MSCR_TX_DELAY BIT(4)
5987feb3 86#define MII_88E1121_PHY_MSCR_DELAY_MASK (~(BIT(5) | BIT(4)))
c477d044 87
0b04680f
AL
88#define MII_88E1121_MISC_TEST 0x1a
89#define MII_88E1510_MISC_TEST_TEMP_THRESHOLD_MASK 0x1f00
90#define MII_88E1510_MISC_TEST_TEMP_THRESHOLD_SHIFT 8
91#define MII_88E1510_MISC_TEST_TEMP_IRQ_EN BIT(7)
92#define MII_88E1510_MISC_TEST_TEMP_IRQ BIT(6)
93#define MII_88E1121_MISC_TEST_TEMP_SENSOR_EN BIT(5)
94#define MII_88E1121_MISC_TEST_TEMP_MASK 0x1f
95
96#define MII_88E1510_TEMP_SENSOR 0x1b
97#define MII_88E1510_TEMP_SENSOR_MASK 0xff
98
337ac9d5
CC
99#define MII_88E1318S_PHY_MSCR1_REG 16
100#define MII_88E1318S_PHY_MSCR1_PAD_ODD BIT(6)
3ff1c259 101
3871c387 102/* Copper Specific Interrupt Enable Register */
8cf8b87b 103#define MII_88E1318S_PHY_CSIER 0x12
3871c387 104/* WOL Event Interrupt Enable */
8cf8b87b 105#define MII_88E1318S_PHY_CSIER_WOL_EIE BIT(7)
3871c387
MS
106
107/* LED Timer Control Register */
8cf8b87b
AL
108#define MII_88E1318S_PHY_LED_TCR 0x12
109#define MII_88E1318S_PHY_LED_TCR_FORCE_INT BIT(15)
110#define MII_88E1318S_PHY_LED_TCR_INTn_ENABLE BIT(7)
111#define MII_88E1318S_PHY_LED_TCR_INT_ACTIVE_LOW BIT(11)
3871c387
MS
112
113/* Magic Packet MAC address registers */
8cf8b87b
AL
114#define MII_88E1318S_PHY_MAGIC_PACKET_WORD2 0x17
115#define MII_88E1318S_PHY_MAGIC_PACKET_WORD1 0x18
116#define MII_88E1318S_PHY_MAGIC_PACKET_WORD0 0x19
3871c387 117
8cf8b87b
AL
118#define MII_88E1318S_PHY_WOL_CTRL 0x10
119#define MII_88E1318S_PHY_WOL_CTRL_CLEAR_WOL_STATUS BIT(12)
120#define MII_88E1318S_PHY_WOL_CTRL_MAGIC_PACKET_MATCH_ENABLE BIT(14)
3871c387 121
140bc929 122#define MII_88E1121_PHY_LED_CTRL 16
140bc929 123#define MII_88E1121_PHY_LED_DEF 0x0030
140bc929 124
be937f1f
AS
125#define MII_M1011_PHY_STATUS 0x11
126#define MII_M1011_PHY_STATUS_1000 0x8000
127#define MII_M1011_PHY_STATUS_100 0x4000
128#define MII_M1011_PHY_STATUS_SPD_MASK 0xc000
129#define MII_M1011_PHY_STATUS_FULLDUPLEX 0x2000
130#define MII_M1011_PHY_STATUS_RESOLVED 0x0800
131#define MII_M1011_PHY_STATUS_LINK 0x0400
132
6b358aed
SH
133#define MII_88E3016_PHY_SPEC_CTRL 0x10
134#define MII_88E3016_DISABLE_SCRAMBLER 0x0200
135#define MII_88E3016_AUTO_MDIX_CROSSOVER 0x0030
76884679 136
930b37ee
SR
137#define MII_88E1510_GEN_CTRL_REG_1 0x14
138#define MII_88E1510_GEN_CTRL_REG_1_MODE_MASK 0x7
139#define MII_88E1510_GEN_CTRL_REG_1_MODE_SGMII 0x1 /* SGMII to copper */
140#define MII_88E1510_GEN_CTRL_REG_1_RESET 0x8000 /* Soft reset */
141
6cfb3bcc
CAC
142#define LPA_FIBER_1000HALF 0x40
143#define LPA_FIBER_1000FULL 0x20
144
8cf8b87b 145#define LPA_PAUSE_FIBER 0x180
6cfb3bcc
CAC
146#define LPA_PAUSE_ASYM_FIBER 0x100
147
148#define ADVERTISE_FIBER_1000HALF 0x40
149#define ADVERTISE_FIBER_1000FULL 0x20
150
151#define ADVERTISE_PAUSE_FIBER 0x180
152#define ADVERTISE_PAUSE_ASYM_FIBER 0x100
153
154#define REGISTER_LINK_STATUS 0x400
2170fef7 155#define NB_FIBER_STATS 1
6cfb3bcc 156
00db8189
AF
157MODULE_DESCRIPTION("Marvell PHY driver");
158MODULE_AUTHOR("Andy Fleming");
159MODULE_LICENSE("GPL");
160
d2fa47d9
AL
161struct marvell_hw_stat {
162 const char *string;
163 u8 page;
164 u8 reg;
165 u8 bits;
166};
167
168static struct marvell_hw_stat marvell_hw_stats[] = {
2170fef7 169 { "phy_receive_errors_copper", 0, 21, 16},
d2fa47d9 170 { "phy_idle_errors", 0, 10, 8 },
2170fef7 171 { "phy_receive_errors_fiber", 1, 21, 16},
d2fa47d9
AL
172};
173
174struct marvell_priv {
175 u64 stats[ARRAY_SIZE(marvell_hw_stats)];
0b04680f
AL
176 char *hwmon_name;
177 struct device *hwmon_dev;
d2fa47d9
AL
178};
179
6427bb2d
AL
180static int marvell_get_page(struct phy_device *phydev)
181{
182 return phy_read(phydev, MII_MARVELL_PHY_PAGE);
183}
184
185static int marvell_set_page(struct phy_device *phydev, int page)
186{
187 return phy_write(phydev, MII_MARVELL_PHY_PAGE, page);
188}
189
53798328
AL
190static int marvell_get_set_page(struct phy_device *phydev, int page)
191{
192 int oldpage = marvell_get_page(phydev);
193
194 if (oldpage < 0)
195 return oldpage;
196
197 if (page != oldpage)
198 return marvell_set_page(phydev, page);
199
200 return 0;
201}
202
00db8189
AF
203static int marvell_ack_interrupt(struct phy_device *phydev)
204{
205 int err;
206
207 /* Clear the interrupts by reading the reg */
208 err = phy_read(phydev, MII_M1011_IEVENT);
209
210 if (err < 0)
211 return err;
212
213 return 0;
214}
215
216static int marvell_config_intr(struct phy_device *phydev)
217{
218 int err;
219
76884679 220 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
23beb38f
AL
221 err = phy_write(phydev, MII_M1011_IMASK,
222 MII_M1011_IMASK_INIT);
00db8189 223 else
23beb38f
AL
224 err = phy_write(phydev, MII_M1011_IMASK,
225 MII_M1011_IMASK_CLEAR);
00db8189
AF
226
227 return err;
228}
229
239aa55b
DT
230static int marvell_set_polarity(struct phy_device *phydev, int polarity)
231{
232 int reg;
233 int err;
234 int val;
235
236 /* get the current settings */
237 reg = phy_read(phydev, MII_M1011_PHY_SCR);
238 if (reg < 0)
239 return reg;
240
241 val = reg;
242 val &= ~MII_M1011_PHY_SCR_AUTO_CROSS;
243 switch (polarity) {
244 case ETH_TP_MDI:
245 val |= MII_M1011_PHY_SCR_MDI;
246 break;
247 case ETH_TP_MDI_X:
248 val |= MII_M1011_PHY_SCR_MDI_X;
249 break;
250 case ETH_TP_MDI_AUTO:
251 case ETH_TP_MDI_INVALID:
252 default:
253 val |= MII_M1011_PHY_SCR_AUTO_CROSS;
254 break;
255 }
256
257 if (val != reg) {
258 /* Set the new polarity value in the register */
259 err = phy_write(phydev, MII_M1011_PHY_SCR, val);
260 if (err)
261 return err;
262 }
263
264 return 0;
265}
266
6ef05eb7
AL
267static int marvell_set_downshift(struct phy_device *phydev, bool enable,
268 u8 retries)
269{
270 int reg;
271
272 reg = phy_read(phydev, MII_M1011_PHY_SCR);
273 if (reg < 0)
274 return reg;
275
276 reg &= MII_M1011_PHY_SRC_DOWNSHIFT_MASK;
277 reg |= ((retries - 1) << MII_M1011_PHY_SCR_DOWNSHIFT_SHIFT);
278 if (enable)
279 reg |= MII_M1011_PHY_SCR_DOWNSHIFT_EN;
280
281 return phy_write(phydev, MII_M1011_PHY_SCR, reg);
282}
283
00db8189
AF
284static int marvell_config_aneg(struct phy_device *phydev)
285{
286 int err;
287
4e26c5c3 288 err = marvell_set_polarity(phydev, phydev->mdix_ctrl);
76884679
AF
289 if (err < 0)
290 return err;
291
292 err = phy_write(phydev, MII_M1111_PHY_LED_CONTROL,
293 MII_M1111_PHY_LED_DIRECT);
294 if (err < 0)
295 return err;
00db8189
AF
296
297 err = genphy_config_aneg(phydev);
8ff44985
AV
298 if (err < 0)
299 return err;
00db8189 300
8ff44985 301 if (phydev->autoneg != AUTONEG_ENABLE) {
0c3439bc 302 /* A write to speed/duplex bits (that is performed by
8ff44985
AV
303 * genphy_config_aneg() call above) must be followed by
304 * a software reset. Otherwise, the write has no effect.
305 */
34386344 306 err = genphy_soft_reset(phydev);
8ff44985
AV
307 if (err < 0)
308 return err;
309 }
310
311 return 0;
00db8189
AF
312}
313
f2899788
AL
314static int m88e1101_config_aneg(struct phy_device *phydev)
315{
316 int err;
317
318 /* This Marvell PHY has an errata which requires
319 * that certain registers get written in order
320 * to restart autonegotiation
321 */
34386344 322 err = genphy_soft_reset(phydev);
f2899788
AL
323 if (err < 0)
324 return err;
325
326 err = phy_write(phydev, 0x1d, 0x1f);
327 if (err < 0)
328 return err;
329
330 err = phy_write(phydev, 0x1e, 0x200c);
331 if (err < 0)
332 return err;
333
334 err = phy_write(phydev, 0x1d, 0x5);
335 if (err < 0)
336 return err;
337
338 err = phy_write(phydev, 0x1e, 0);
339 if (err < 0)
340 return err;
341
342 err = phy_write(phydev, 0x1e, 0x100);
343 if (err < 0)
344 return err;
345
346 return marvell_config_aneg(phydev);
347}
348
3ec0a0f1
HK
349static int m88e1111_config_aneg(struct phy_device *phydev)
350{
351 int err;
352
353 /* The Marvell PHY has an errata which requires
354 * that certain registers get written in order
355 * to restart autonegotiation
356 */
34386344 357 err = genphy_soft_reset(phydev);
3ec0a0f1 358
4e26c5c3 359 err = marvell_set_polarity(phydev, phydev->mdix_ctrl);
3ec0a0f1
HK
360 if (err < 0)
361 return err;
362
363 err = phy_write(phydev, MII_M1111_PHY_LED_CONTROL,
364 MII_M1111_PHY_LED_DIRECT);
365 if (err < 0)
366 return err;
367
368 err = genphy_config_aneg(phydev);
369 if (err < 0)
370 return err;
371
372 if (phydev->autoneg != AUTONEG_ENABLE) {
3ec0a0f1
HK
373 /* A write to speed/duplex bits (that is performed by
374 * genphy_config_aneg() call above) must be followed by
375 * a software reset. Otherwise, the write has no effect.
376 */
34386344 377 err = genphy_soft_reset(phydev);
3ec0a0f1
HK
378 if (err < 0)
379 return err;
380 }
381
382 return 0;
383}
384
cf41a51d 385#ifdef CONFIG_OF_MDIO
0c3439bc 386/* Set and/or override some configuration registers based on the
cf41a51d
DD
387 * marvell,reg-init property stored in the of_node for the phydev.
388 *
389 * marvell,reg-init = <reg-page reg mask value>,...;
390 *
391 * There may be one or more sets of <reg-page reg mask value>:
392 *
393 * reg-page: which register bank to use.
394 * reg: the register.
395 * mask: if non-zero, ANDed with existing register value.
396 * value: ORed with the masked value and written to the regiser.
397 *
398 */
399static int marvell_of_reg_init(struct phy_device *phydev)
400{
401 const __be32 *paddr;
b5718b5a 402 int len, i, saved_page, current_page, ret;
cf41a51d 403
e5a03bfd 404 if (!phydev->mdio.dev.of_node)
cf41a51d
DD
405 return 0;
406
e5a03bfd
AL
407 paddr = of_get_property(phydev->mdio.dev.of_node,
408 "marvell,reg-init", &len);
cf41a51d
DD
409 if (!paddr || len < (4 * sizeof(*paddr)))
410 return 0;
411
6427bb2d 412 saved_page = marvell_get_page(phydev);
cf41a51d
DD
413 if (saved_page < 0)
414 return saved_page;
cf41a51d
DD
415 current_page = saved_page;
416
417 ret = 0;
418 len /= sizeof(*paddr);
419 for (i = 0; i < len - 3; i += 4) {
6427bb2d 420 u16 page = be32_to_cpup(paddr + i);
cf41a51d
DD
421 u16 reg = be32_to_cpup(paddr + i + 1);
422 u16 mask = be32_to_cpup(paddr + i + 2);
423 u16 val_bits = be32_to_cpup(paddr + i + 3);
424 int val;
425
6427bb2d
AL
426 if (page != current_page) {
427 current_page = page;
428 ret = marvell_set_page(phydev, page);
cf41a51d
DD
429 if (ret < 0)
430 goto err;
431 }
432
433 val = 0;
434 if (mask) {
435 val = phy_read(phydev, reg);
436 if (val < 0) {
437 ret = val;
438 goto err;
439 }
440 val &= mask;
441 }
442 val |= val_bits;
443
444 ret = phy_write(phydev, reg, val);
445 if (ret < 0)
446 goto err;
cf41a51d
DD
447 }
448err:
b5718b5a 449 if (current_page != saved_page) {
6427bb2d 450 i = marvell_set_page(phydev, saved_page);
cf41a51d
DD
451 if (ret == 0)
452 ret = i;
453 }
454 return ret;
455}
456#else
457static int marvell_of_reg_init(struct phy_device *phydev)
458{
459 return 0;
460}
461#endif /* CONFIG_OF_MDIO */
462
864dc729 463static int m88e1121_config_aneg_rgmii_delays(struct phy_device *phydev)
140bc929 464{
c477d044
CC
465 int err, oldpage, mscr;
466
52295666 467 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MSCR_PAGE);
53798328
AL
468 if (oldpage < 0)
469 return oldpage;
be8c6480 470
864dc729
AL
471 mscr = phy_read(phydev, MII_88E1121_PHY_MSCR_REG);
472 if (mscr < 0) {
473 err = mscr;
474 goto out;
be8c6480 475 }
c477d044 476
864dc729
AL
477 mscr &= MII_88E1121_PHY_MSCR_DELAY_MASK;
478
479 if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID)
480 mscr |= (MII_88E1121_PHY_MSCR_RX_DELAY |
481 MII_88E1121_PHY_MSCR_TX_DELAY);
482 else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID)
483 mscr |= MII_88E1121_PHY_MSCR_RX_DELAY;
484 else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)
485 mscr |= MII_88E1121_PHY_MSCR_TX_DELAY;
486
487 err = phy_write(phydev, MII_88E1121_PHY_MSCR_REG, mscr);
488
489out:
6427bb2d 490 marvell_set_page(phydev, oldpage);
140bc929 491
864dc729
AL
492 return err;
493}
494
495static int m88e1121_config_aneg(struct phy_device *phydev)
496{
497 int err = 0;
498
499 if (phy_interface_is_rgmii(phydev)) {
500 err = m88e1121_config_aneg_rgmii_delays(phydev);
501 if (err)
502 return err;
503 }
504
34386344 505 err = genphy_soft_reset(phydev);
140bc929
SP
506 if (err < 0)
507 return err;
508
fecd5e91 509 err = marvell_set_polarity(phydev, phydev->mdix_ctrl);
140bc929
SP
510 if (err < 0)
511 return err;
512
fdecf36f 513 return genphy_config_aneg(phydev);
140bc929
SP
514}
515
337ac9d5 516static int m88e1318_config_aneg(struct phy_device *phydev)
3ff1c259
CC
517{
518 int err, oldpage, mscr;
519
52295666 520 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MSCR_PAGE);
53798328
AL
521 if (oldpage < 0)
522 return oldpage;
3ff1c259 523
337ac9d5
CC
524 mscr = phy_read(phydev, MII_88E1318S_PHY_MSCR1_REG);
525 mscr |= MII_88E1318S_PHY_MSCR1_PAD_ODD;
3ff1c259 526
337ac9d5 527 err = phy_write(phydev, MII_88E1318S_PHY_MSCR1_REG, mscr);
3ff1c259
CC
528 if (err < 0)
529 return err;
530
6427bb2d 531 err = marvell_set_page(phydev, oldpage);
3ff1c259
CC
532 if (err < 0)
533 return err;
534
535 return m88e1121_config_aneg(phydev);
536}
537
78301ebe
CAC
538/**
539 * ethtool_adv_to_fiber_adv_t
540 * @ethadv: the ethtool advertisement settings
541 *
542 * A small helper function that translates ethtool advertisement
543 * settings to phy autonegotiation advertisements for the
544 * MII_ADV register for fiber link.
545 */
546static inline u32 ethtool_adv_to_fiber_adv_t(u32 ethadv)
547{
548 u32 result = 0;
549
550 if (ethadv & ADVERTISED_1000baseT_Half)
551 result |= ADVERTISE_FIBER_1000HALF;
552 if (ethadv & ADVERTISED_1000baseT_Full)
553 result |= ADVERTISE_FIBER_1000FULL;
554
555 if ((ethadv & ADVERTISE_PAUSE_ASYM) && (ethadv & ADVERTISE_PAUSE_CAP))
556 result |= LPA_PAUSE_ASYM_FIBER;
557 else if (ethadv & ADVERTISE_PAUSE_CAP)
558 result |= (ADVERTISE_PAUSE_FIBER
559 & (~ADVERTISE_PAUSE_ASYM_FIBER));
560
561 return result;
562}
563
564/**
565 * marvell_config_aneg_fiber - restart auto-negotiation or write BMCR
566 * @phydev: target phy_device struct
567 *
568 * Description: If auto-negotiation is enabled, we configure the
569 * advertising, and then restart auto-negotiation. If it is not
570 * enabled, then we write the BMCR. Adapted for fiber link in
571 * some Marvell's devices.
572 */
573static int marvell_config_aneg_fiber(struct phy_device *phydev)
574{
575 int changed = 0;
576 int err;
577 int adv, oldadv;
578 u32 advertise;
579
580 if (phydev->autoneg != AUTONEG_ENABLE)
581 return genphy_setup_forced(phydev);
582
583 /* Only allow advertising what this PHY supports */
584 phydev->advertising &= phydev->supported;
585 advertise = phydev->advertising;
586
587 /* Setup fiber advertisement */
588 adv = phy_read(phydev, MII_ADVERTISE);
589 if (adv < 0)
590 return adv;
591
592 oldadv = adv;
593 adv &= ~(ADVERTISE_FIBER_1000HALF | ADVERTISE_FIBER_1000FULL
594 | LPA_PAUSE_FIBER);
595 adv |= ethtool_adv_to_fiber_adv_t(advertise);
596
597 if (adv != oldadv) {
598 err = phy_write(phydev, MII_ADVERTISE, adv);
599 if (err < 0)
600 return err;
601
602 changed = 1;
603 }
604
605 if (changed == 0) {
606 /* Advertisement hasn't changed, but maybe aneg was never on to
8cf8b87b 607 * begin with? Or maybe phy was isolated?
78301ebe
CAC
608 */
609 int ctl = phy_read(phydev, MII_BMCR);
610
611 if (ctl < 0)
612 return ctl;
613
614 if (!(ctl & BMCR_ANENABLE) || (ctl & BMCR_ISOLATE))
615 changed = 1; /* do restart aneg */
616 }
617
618 /* Only restart aneg if we are advertising something different
619 * than we were before.
620 */
621 if (changed > 0)
622 changed = genphy_restart_aneg(phydev);
623
624 return changed;
625}
626
10e24caa
MS
627static int m88e1510_config_aneg(struct phy_device *phydev)
628{
629 int err;
630
52295666 631 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
78301ebe
CAC
632 if (err < 0)
633 goto error;
634
635 /* Configure the copper link first */
10e24caa
MS
636 err = m88e1318_config_aneg(phydev);
637 if (err < 0)
78301ebe 638 goto error;
10e24caa 639
de9c4e06
RK
640 /* Do not touch the fiber page if we're in copper->sgmii mode */
641 if (phydev->interface == PHY_INTERFACE_MODE_SGMII)
642 return 0;
643
78301ebe 644 /* Then the fiber link */
52295666 645 err = marvell_set_page(phydev, MII_MARVELL_FIBER_PAGE);
78301ebe
CAC
646 if (err < 0)
647 goto error;
648
649 err = marvell_config_aneg_fiber(phydev);
650 if (err < 0)
651 goto error;
652
52295666 653 return marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
78301ebe
CAC
654
655error:
52295666 656 marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
78301ebe 657 return err;
79be1a1c
CG
658}
659
660static int marvell_config_init(struct phy_device *phydev)
661{
662 /* Set registers from marvell,reg-init DT property */
10e24caa
MS
663 return marvell_of_reg_init(phydev);
664}
665
3da09a51
MS
666static int m88e1116r_config_init(struct phy_device *phydev)
667{
3da09a51
MS
668 int err;
669
34386344 670 err = genphy_soft_reset(phydev);
3da09a51
MS
671 if (err < 0)
672 return err;
673
674 mdelay(500);
675
52295666 676 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
3da09a51
MS
677 if (err < 0)
678 return err;
679
fecd5e91
AL
680 err = marvell_set_polarity(phydev, phydev->mdix_ctrl);
681 if (err < 0)
682 return err;
683
6ef05eb7 684 err = marvell_set_downshift(phydev, true, 8);
3da09a51
MS
685 if (err < 0)
686 return err;
687
14fc0aba
AL
688 if (phy_interface_is_rgmii(phydev)) {
689 err = m88e1121_config_aneg_rgmii_delays(phydev);
690 if (err < 0)
691 return err;
692 }
3da09a51 693
34386344 694 err = genphy_soft_reset(phydev);
3da09a51
MS
695 if (err < 0)
696 return err;
697
79be1a1c 698 return marvell_config_init(phydev);
3da09a51
MS
699}
700
6b358aed
SH
701static int m88e3016_config_init(struct phy_device *phydev)
702{
703 int reg;
704
705 /* Enable Scrambler and Auto-Crossover */
706 reg = phy_read(phydev, MII_88E3016_PHY_SPEC_CTRL);
707 if (reg < 0)
708 return reg;
709
710 reg &= ~MII_88E3016_DISABLE_SCRAMBLER;
711 reg |= MII_88E3016_AUTO_MDIX_CROSSOVER;
712
713 reg = phy_write(phydev, MII_88E3016_PHY_SPEC_CTRL, reg);
714 if (reg < 0)
715 return reg;
716
79be1a1c 717 return marvell_config_init(phydev);
6b358aed
SH
718}
719
865b813a
AL
720static int m88e1111_config_init_hwcfg_mode(struct phy_device *phydev,
721 u16 mode,
722 int fibre_copper_auto)
723{
724 int temp;
725
726 temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
727 if (temp < 0)
728 return temp;
729
730 temp &= ~(MII_M1111_HWCFG_MODE_MASK |
731 MII_M1111_HWCFG_FIBER_COPPER_AUTO |
732 MII_M1111_HWCFG_FIBER_COPPER_RES);
733 temp |= mode;
734
735 if (fibre_copper_auto)
736 temp |= MII_M1111_HWCFG_FIBER_COPPER_AUTO;
737
738 return phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
739}
740
61111598 741static int m88e1111_config_init_rgmii_delays(struct phy_device *phydev)
895ee682 742{
be937f1f 743 int temp;
be937f1f 744
e1dde8dc
AL
745 temp = phy_read(phydev, MII_M1111_PHY_EXT_CR);
746 if (temp < 0)
747 return temp;
895ee682 748
e1dde8dc 749 if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
61111598 750 temp |= (MII_M1111_RGMII_RX_DELAY | MII_M1111_RGMII_TX_DELAY);
e1dde8dc 751 } else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID) {
61111598
AL
752 temp &= ~MII_M1111_RGMII_TX_DELAY;
753 temp |= MII_M1111_RGMII_RX_DELAY;
e1dde8dc 754 } else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID) {
61111598
AL
755 temp &= ~MII_M1111_RGMII_RX_DELAY;
756 temp |= MII_M1111_RGMII_TX_DELAY;
e1dde8dc 757 }
895ee682 758
61111598
AL
759 return phy_write(phydev, MII_M1111_PHY_EXT_CR, temp);
760}
761
762static int m88e1111_config_init_rgmii(struct phy_device *phydev)
763{
764 int temp;
765 int err;
766
767 err = m88e1111_config_init_rgmii_delays(phydev);
e1dde8dc
AL
768 if (err < 0)
769 return err;
9daf5a76 770
e1dde8dc
AL
771 temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
772 if (temp < 0)
773 return temp;
895ee682 774
e1dde8dc 775 temp &= ~(MII_M1111_HWCFG_MODE_MASK);
be937f1f 776
e1dde8dc
AL
777 if (temp & MII_M1111_HWCFG_FIBER_COPPER_RES)
778 temp |= MII_M1111_HWCFG_MODE_FIBER_RGMII;
779 else
780 temp |= MII_M1111_HWCFG_MODE_COPPER_RGMII;
895ee682 781
e1dde8dc
AL
782 return phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
783}
895ee682 784
e1dde8dc
AL
785static int m88e1111_config_init_sgmii(struct phy_device *phydev)
786{
787 int err;
4117b5be 788
865b813a
AL
789 err = m88e1111_config_init_hwcfg_mode(
790 phydev,
791 MII_M1111_HWCFG_MODE_SGMII_NO_CLK,
792 MII_M1111_HWCFG_FIBER_COPPER_AUTO);
e1dde8dc
AL
793 if (err < 0)
794 return err;
07151bc9 795
e1dde8dc 796 /* make sure copper is selected */
52295666 797 return marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
e1dde8dc 798}
5f8cbc13 799
e1dde8dc
AL
800static int m88e1111_config_init_rtbi(struct phy_device *phydev)
801{
61111598 802 int err;
e1dde8dc 803
61111598
AL
804 err = m88e1111_config_init_rgmii_delays(phydev);
805 if (err)
e1dde8dc
AL
806 return err;
807
865b813a
AL
808 err = m88e1111_config_init_hwcfg_mode(
809 phydev,
810 MII_M1111_HWCFG_MODE_RTBI,
811 MII_M1111_HWCFG_FIBER_COPPER_AUTO);
e1dde8dc
AL
812 if (err < 0)
813 return err;
814
815 /* soft reset */
34386344 816 err = genphy_soft_reset(phydev);
e1dde8dc
AL
817 if (err < 0)
818 return err;
819
865b813a
AL
820 return m88e1111_config_init_hwcfg_mode(
821 phydev,
822 MII_M1111_HWCFG_MODE_RTBI,
823 MII_M1111_HWCFG_FIBER_COPPER_AUTO);
e1dde8dc
AL
824}
825
826static int m88e1111_config_init(struct phy_device *phydev)
827{
828 int err;
829
830 if (phy_interface_is_rgmii(phydev)) {
831 err = m88e1111_config_init_rgmii(phydev);
832 if (err)
5f8cbc13 833 return err;
e1dde8dc 834 }
5f8cbc13 835
e1dde8dc
AL
836 if (phydev->interface == PHY_INTERFACE_MODE_SGMII) {
837 err = m88e1111_config_init_sgmii(phydev);
5f8cbc13
LYB
838 if (err < 0)
839 return err;
e1dde8dc 840 }
5f8cbc13 841
e1dde8dc
AL
842 if (phydev->interface == PHY_INTERFACE_MODE_RTBI) {
843 err = m88e1111_config_init_rtbi(phydev);
5f8cbc13
LYB
844 if (err < 0)
845 return err;
846 }
847
cf41a51d
DD
848 err = marvell_of_reg_init(phydev);
849 if (err < 0)
850 return err;
5f8cbc13 851
34386344 852 return genphy_soft_reset(phydev);
895ee682
KP
853}
854
fdecf36f
CG
855static int m88e1121_config_init(struct phy_device *phydev)
856{
857 int err, oldpage;
858
52295666 859 oldpage = marvell_get_set_page(phydev, MII_MARVELL_LED_PAGE);
53798328
AL
860 if (oldpage < 0)
861 return oldpage;
fdecf36f
CG
862
863 /* Default PHY LED config: LED[0] .. Link, LED[1] .. Activity */
864 err = phy_write(phydev, MII_88E1121_PHY_LED_CTRL,
865 MII_88E1121_PHY_LED_DEF);
866 if (err < 0)
867 return err;
868
6427bb2d 869 marvell_set_page(phydev, oldpage);
fdecf36f
CG
870
871 /* Set marvell,reg-init configuration from device tree */
872 return marvell_config_init(phydev);
873}
874
407353ec
CG
875static int m88e1510_config_init(struct phy_device *phydev)
876{
877 int err;
878 int temp;
879
880 /* SGMII-to-Copper mode initialization */
881 if (phydev->interface == PHY_INTERFACE_MODE_SGMII) {
6623c0fb
RK
882 u32 pause;
883
407353ec 884 /* Select page 18 */
6427bb2d 885 err = marvell_set_page(phydev, 18);
407353ec
CG
886 if (err < 0)
887 return err;
888
889 /* In reg 20, write MODE[2:0] = 0x1 (SGMII to Copper) */
890 temp = phy_read(phydev, MII_88E1510_GEN_CTRL_REG_1);
891 temp &= ~MII_88E1510_GEN_CTRL_REG_1_MODE_MASK;
892 temp |= MII_88E1510_GEN_CTRL_REG_1_MODE_SGMII;
893 err = phy_write(phydev, MII_88E1510_GEN_CTRL_REG_1, temp);
894 if (err < 0)
895 return err;
896
897 /* PHY reset is necessary after changing MODE[2:0] */
898 temp |= MII_88E1510_GEN_CTRL_REG_1_RESET;
899 err = phy_write(phydev, MII_88E1510_GEN_CTRL_REG_1, temp);
900 if (err < 0)
901 return err;
902
903 /* Reset page selection */
52295666 904 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
407353ec
CG
905 if (err < 0)
906 return err;
6623c0fb
RK
907
908 /* There appears to be a bug in the 88e1512 when used in
909 * SGMII to copper mode, where the AN advertisment register
910 * clears the pause bits each time a negotiation occurs.
911 * This means we can never be truely sure what was advertised,
912 * so disable Pause support.
913 */
914 pause = SUPPORTED_Pause | SUPPORTED_Asym_Pause;
915 phydev->supported &= ~pause;
916 phydev->advertising &= ~pause;
407353ec
CG
917 }
918
fdecf36f 919 return m88e1121_config_init(phydev);
407353ec
CG
920}
921
605f196e
RM
922static int m88e1118_config_aneg(struct phy_device *phydev)
923{
924 int err;
925
34386344 926 err = genphy_soft_reset(phydev);
605f196e
RM
927 if (err < 0)
928 return err;
929
fecd5e91 930 err = marvell_set_polarity(phydev, phydev->mdix_ctrl);
605f196e
RM
931 if (err < 0)
932 return err;
933
934 err = genphy_config_aneg(phydev);
935 return 0;
936}
937
938static int m88e1118_config_init(struct phy_device *phydev)
939{
940 int err;
941
942 /* Change address */
52295666 943 err = marvell_set_page(phydev, MII_MARVELL_MSCR_PAGE);
605f196e
RM
944 if (err < 0)
945 return err;
946
947 /* Enable 1000 Mbit */
948 err = phy_write(phydev, 0x15, 0x1070);
949 if (err < 0)
950 return err;
951
952 /* Change address */
52295666 953 err = marvell_set_page(phydev, MII_MARVELL_LED_PAGE);
605f196e
RM
954 if (err < 0)
955 return err;
956
957 /* Adjust LED Control */
2f495c39
BH
958 if (phydev->dev_flags & MARVELL_PHY_M1118_DNS323_LEDS)
959 err = phy_write(phydev, 0x10, 0x1100);
960 else
961 err = phy_write(phydev, 0x10, 0x021e);
605f196e
RM
962 if (err < 0)
963 return err;
964
cf41a51d
DD
965 err = marvell_of_reg_init(phydev);
966 if (err < 0)
967 return err;
968
605f196e 969 /* Reset address */
52295666 970 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
605f196e
RM
971 if (err < 0)
972 return err;
973
34386344 974 return genphy_soft_reset(phydev);
605f196e
RM
975}
976
90600732
DD
977static int m88e1149_config_init(struct phy_device *phydev)
978{
979 int err;
980
981 /* Change address */
52295666 982 err = marvell_set_page(phydev, MII_MARVELL_MSCR_PAGE);
90600732
DD
983 if (err < 0)
984 return err;
985
986 /* Enable 1000 Mbit */
987 err = phy_write(phydev, 0x15, 0x1048);
988 if (err < 0)
989 return err;
990
cf41a51d
DD
991 err = marvell_of_reg_init(phydev);
992 if (err < 0)
993 return err;
994
90600732 995 /* Reset address */
52295666 996 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
90600732
DD
997 if (err < 0)
998 return err;
999
34386344 1000 return genphy_soft_reset(phydev);
90600732
DD
1001}
1002
e1dde8dc
AL
1003static int m88e1145_config_init_rgmii(struct phy_device *phydev)
1004{
61111598 1005 int temp;
e1dde8dc 1006 int err;
e1dde8dc 1007
61111598 1008 err = m88e1111_config_init_rgmii_delays(phydev);
e1dde8dc
AL
1009 if (err < 0)
1010 return err;
1011
1012 if (phydev->dev_flags & MARVELL_PHY_M1145_FLAGS_RESISTANCE) {
1013 err = phy_write(phydev, 0x1d, 0x0012);
1014 if (err < 0)
1015 return err;
1016
1017 temp = phy_read(phydev, 0x1e);
1018 if (temp < 0)
1019 return temp;
1020
1021 temp &= 0xf03f;
1022 temp |= 2 << 9; /* 36 ohm */
1023 temp |= 2 << 6; /* 39 ohm */
1024
1025 err = phy_write(phydev, 0x1e, temp);
1026 if (err < 0)
1027 return err;
1028
1029 err = phy_write(phydev, 0x1d, 0x3);
1030 if (err < 0)
1031 return err;
1032
1033 err = phy_write(phydev, 0x1e, 0x8000);
1034 }
1035 return err;
1036}
1037
1038static int m88e1145_config_init_sgmii(struct phy_device *phydev)
1039{
865b813a
AL
1040 return m88e1111_config_init_hwcfg_mode(
1041 phydev, MII_M1111_HWCFG_MODE_SGMII_NO_CLK,
1042 MII_M1111_HWCFG_FIBER_COPPER_AUTO);
e1dde8dc
AL
1043}
1044
76884679
AF
1045static int m88e1145_config_init(struct phy_device *phydev)
1046{
1047 int err;
1048
1049 /* Take care of errata E0 & E1 */
1050 err = phy_write(phydev, 0x1d, 0x001b);
1051 if (err < 0)
1052 return err;
1053
1054 err = phy_write(phydev, 0x1e, 0x418f);
1055 if (err < 0)
1056 return err;
1057
1058 err = phy_write(phydev, 0x1d, 0x0016);
1059 if (err < 0)
1060 return err;
1061
1062 err = phy_write(phydev, 0x1e, 0xa2da);
1063 if (err < 0)
1064 return err;
1065
895ee682 1066 if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
e1dde8dc 1067 err = m88e1145_config_init_rgmii(phydev);
76884679
AF
1068 if (err < 0)
1069 return err;
76884679
AF
1070 }
1071
b0224175 1072 if (phydev->interface == PHY_INTERFACE_MODE_SGMII) {
e1dde8dc 1073 err = m88e1145_config_init_sgmii(phydev);
b0224175
VND
1074 if (err < 0)
1075 return err;
1076 }
1077
cf41a51d
DD
1078 err = marvell_of_reg_init(phydev);
1079 if (err < 0)
1080 return err;
1081
76884679
AF
1082 return 0;
1083}
00db8189 1084
6cfb3bcc
CAC
1085/**
1086 * fiber_lpa_to_ethtool_lpa_t
1087 * @lpa: value of the MII_LPA register for fiber link
1088 *
1089 * A small helper function that translates MII_LPA
1090 * bits to ethtool LP advertisement settings.
1091 */
1092static u32 fiber_lpa_to_ethtool_lpa_t(u32 lpa)
1093{
1094 u32 result = 0;
1095
1096 if (lpa & LPA_FIBER_1000HALF)
1097 result |= ADVERTISED_1000baseT_Half;
1098 if (lpa & LPA_FIBER_1000FULL)
1099 result |= ADVERTISED_1000baseT_Full;
1100
1101 return result;
1102}
1103
1104/**
1105 * marvell_update_link - update link status in real time in @phydev
1106 * @phydev: target phy_device struct
1107 *
1108 * Description: Update the value in phydev->link to reflect the
1109 * current link value.
1110 */
1111static int marvell_update_link(struct phy_device *phydev, int fiber)
1112{
1113 int status;
1114
1115 /* Use the generic register for copper link, or specific
0c3439bc
AL
1116 * register for fiber case
1117 */
6cfb3bcc
CAC
1118 if (fiber) {
1119 status = phy_read(phydev, MII_M1011_PHY_STATUS);
1120 if (status < 0)
1121 return status;
1122
1123 if ((status & REGISTER_LINK_STATUS) == 0)
1124 phydev->link = 0;
1125 else
1126 phydev->link = 1;
1127 } else {
1128 return genphy_update_link(phydev);
1129 }
1130
1131 return 0;
1132}
1133
e1dde8dc
AL
1134static int marvell_read_status_page_an(struct phy_device *phydev,
1135 int fiber)
1136{
1137 int status;
1138 int lpa;
1139 int lpagb;
e1dde8dc
AL
1140
1141 status = phy_read(phydev, MII_M1011_PHY_STATUS);
1142 if (status < 0)
1143 return status;
1144
1145 lpa = phy_read(phydev, MII_LPA);
1146 if (lpa < 0)
1147 return lpa;
1148
1149 lpagb = phy_read(phydev, MII_STAT1000);
1150 if (lpagb < 0)
1151 return lpagb;
1152
e1dde8dc
AL
1153 if (status & MII_M1011_PHY_STATUS_FULLDUPLEX)
1154 phydev->duplex = DUPLEX_FULL;
1155 else
1156 phydev->duplex = DUPLEX_HALF;
1157
1158 status = status & MII_M1011_PHY_STATUS_SPD_MASK;
1159 phydev->pause = 0;
1160 phydev->asym_pause = 0;
1161
1162 switch (status) {
1163 case MII_M1011_PHY_STATUS_1000:
1164 phydev->speed = SPEED_1000;
1165 break;
1166
1167 case MII_M1011_PHY_STATUS_100:
1168 phydev->speed = SPEED_100;
1169 break;
1170
1171 default:
1172 phydev->speed = SPEED_10;
1173 break;
1174 }
1175
1176 if (!fiber) {
1177 phydev->lp_advertising =
1178 mii_stat1000_to_ethtool_lpa_t(lpagb) |
1179 mii_lpa_to_ethtool_lpa_t(lpa);
1180
1181 if (phydev->duplex == DUPLEX_FULL) {
1182 phydev->pause = lpa & LPA_PAUSE_CAP ? 1 : 0;
1183 phydev->asym_pause = lpa & LPA_PAUSE_ASYM ? 1 : 0;
1184 }
1185 } else {
1186 /* The fiber link is only 1000M capable */
1187 phydev->lp_advertising = fiber_lpa_to_ethtool_lpa_t(lpa);
1188
1189 if (phydev->duplex == DUPLEX_FULL) {
1190 if (!(lpa & LPA_PAUSE_FIBER)) {
1191 phydev->pause = 0;
1192 phydev->asym_pause = 0;
1193 } else if ((lpa & LPA_PAUSE_ASYM_FIBER)) {
1194 phydev->pause = 1;
1195 phydev->asym_pause = 1;
1196 } else {
1197 phydev->pause = 1;
1198 phydev->asym_pause = 0;
1199 }
1200 }
1201 }
1202 return 0;
1203}
1204
1205static int marvell_read_status_page_fixed(struct phy_device *phydev)
1206{
1207 int bmcr = phy_read(phydev, MII_BMCR);
1208
1209 if (bmcr < 0)
1210 return bmcr;
1211
1212 if (bmcr & BMCR_FULLDPLX)
1213 phydev->duplex = DUPLEX_FULL;
1214 else
1215 phydev->duplex = DUPLEX_HALF;
1216
1217 if (bmcr & BMCR_SPEED1000)
1218 phydev->speed = SPEED_1000;
1219 else if (bmcr & BMCR_SPEED100)
1220 phydev->speed = SPEED_100;
1221 else
1222 phydev->speed = SPEED_10;
1223
1224 phydev->pause = 0;
1225 phydev->asym_pause = 0;
1226 phydev->lp_advertising = 0;
1227
1228 return 0;
1229}
1230
6cfb3bcc 1231/* marvell_read_status_page
be937f1f 1232 *
f0c88f9c 1233 * Description:
be937f1f
AS
1234 * Check the link, then figure out the current state
1235 * by comparing what we advertise with what the link partner
1236 * advertises. Start by checking the gigabit possibilities,
1237 * then move on to 10/100.
1238 */
6cfb3bcc 1239static int marvell_read_status_page(struct phy_device *phydev, int page)
be937f1f 1240{
6cfb3bcc 1241 int fiber;
e1dde8dc 1242 int err;
be937f1f 1243
6cfb3bcc 1244 /* Detect and update the link, but return if there
0c3439bc
AL
1245 * was an error
1246 */
52295666 1247 if (page == MII_MARVELL_FIBER_PAGE)
6cfb3bcc
CAC
1248 fiber = 1;
1249 else
1250 fiber = 0;
1251
1252 err = marvell_update_link(phydev, fiber);
be937f1f
AS
1253 if (err)
1254 return err;
1255
e1dde8dc
AL
1256 if (phydev->autoneg == AUTONEG_ENABLE)
1257 err = marvell_read_status_page_an(phydev, fiber);
1258 else
1259 err = marvell_read_status_page_fixed(phydev);
be937f1f 1260
e1dde8dc 1261 return err;
be937f1f
AS
1262}
1263
6cfb3bcc
CAC
1264/* marvell_read_status
1265 *
1266 * Some Marvell's phys have two modes: fiber and copper.
1267 * Both need status checked.
1268 * Description:
1269 * First, check the fiber link and status.
1270 * If the fiber link is down, check the copper link and status which
1271 * will be the default value if both link are down.
1272 */
1273static int marvell_read_status(struct phy_device *phydev)
1274{
1275 int err;
1276
1277 /* Check the fiber mode first */
a13c0652
RK
1278 if (phydev->supported & SUPPORTED_FIBRE &&
1279 phydev->interface != PHY_INTERFACE_MODE_SGMII) {
52295666 1280 err = marvell_set_page(phydev, MII_MARVELL_FIBER_PAGE);
6cfb3bcc
CAC
1281 if (err < 0)
1282 goto error;
1283
52295666 1284 err = marvell_read_status_page(phydev, MII_MARVELL_FIBER_PAGE);
6cfb3bcc
CAC
1285 if (err < 0)
1286 goto error;
1287
0c3439bc
AL
1288 /* If the fiber link is up, it is the selected and
1289 * used link. In this case, we need to stay in the
1290 * fiber page. Please to be careful about that, avoid
1291 * to restore Copper page in other functions which
1292 * could break the behaviour for some fiber phy like
1293 * 88E1512.
1294 */
6cfb3bcc
CAC
1295 if (phydev->link)
1296 return 0;
1297
1298 /* If fiber link is down, check and save copper mode state */
52295666 1299 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
6cfb3bcc
CAC
1300 if (err < 0)
1301 goto error;
1302 }
1303
52295666 1304 return marvell_read_status_page(phydev, MII_MARVELL_COPPER_PAGE);
6cfb3bcc
CAC
1305
1306error:
52295666 1307 marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
6cfb3bcc
CAC
1308 return err;
1309}
3758be3d
CAC
1310
1311/* marvell_suspend
1312 *
1313 * Some Marvell's phys have two modes: fiber and copper.
1314 * Both need to be suspended
1315 */
1316static int marvell_suspend(struct phy_device *phydev)
1317{
1318 int err;
1319
1320 /* Suspend the fiber mode first */
1321 if (!(phydev->supported & SUPPORTED_FIBRE)) {
52295666 1322 err = marvell_set_page(phydev, MII_MARVELL_FIBER_PAGE);
3758be3d
CAC
1323 if (err < 0)
1324 goto error;
1325
1326 /* With the page set, use the generic suspend */
1327 err = genphy_suspend(phydev);
1328 if (err < 0)
1329 goto error;
1330
1331 /* Then, the copper link */
52295666 1332 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
3758be3d
CAC
1333 if (err < 0)
1334 goto error;
1335 }
1336
1337 /* With the page set, use the generic suspend */
1338 return genphy_suspend(phydev);
1339
1340error:
52295666 1341 marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
3758be3d
CAC
1342 return err;
1343}
1344
1345/* marvell_resume
1346 *
1347 * Some Marvell's phys have two modes: fiber and copper.
1348 * Both need to be resumed
1349 */
1350static int marvell_resume(struct phy_device *phydev)
1351{
1352 int err;
1353
1354 /* Resume the fiber mode first */
1355 if (!(phydev->supported & SUPPORTED_FIBRE)) {
52295666 1356 err = marvell_set_page(phydev, MII_MARVELL_FIBER_PAGE);
3758be3d
CAC
1357 if (err < 0)
1358 goto error;
1359
1360 /* With the page set, use the generic resume */
1361 err = genphy_resume(phydev);
1362 if (err < 0)
1363 goto error;
1364
1365 /* Then, the copper link */
52295666 1366 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
3758be3d
CAC
1367 if (err < 0)
1368 goto error;
1369 }
1370
1371 /* With the page set, use the generic resume */
1372 return genphy_resume(phydev);
1373
1374error:
52295666 1375 marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
3758be3d
CAC
1376 return err;
1377}
1378
6b358aed
SH
1379static int marvell_aneg_done(struct phy_device *phydev)
1380{
1381 int retval = phy_read(phydev, MII_M1011_PHY_STATUS);
e69d9ed4 1382
6b358aed
SH
1383 return (retval < 0) ? retval : (retval & MII_M1011_PHY_STATUS_RESOLVED);
1384}
1385
dcd07be3
AG
1386static int m88e1121_did_interrupt(struct phy_device *phydev)
1387{
1388 int imask;
1389
1390 imask = phy_read(phydev, MII_M1011_IEVENT);
1391
1392 if (imask & MII_M1011_IMASK_INIT)
1393 return 1;
1394
1395 return 0;
1396}
1397
23beb38f
AL
1398static void m88e1318_get_wol(struct phy_device *phydev,
1399 struct ethtool_wolinfo *wol)
3871c387
MS
1400{
1401 wol->supported = WAKE_MAGIC;
1402 wol->wolopts = 0;
1403
52295666 1404 if (marvell_set_page(phydev, MII_MARVELL_WOL_PAGE) < 0)
3871c387
MS
1405 return;
1406
1407 if (phy_read(phydev, MII_88E1318S_PHY_WOL_CTRL) &
1408 MII_88E1318S_PHY_WOL_CTRL_MAGIC_PACKET_MATCH_ENABLE)
1409 wol->wolopts |= WAKE_MAGIC;
1410
52295666 1411 if (marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE) < 0)
3871c387
MS
1412 return;
1413}
1414
23beb38f
AL
1415static int m88e1318_set_wol(struct phy_device *phydev,
1416 struct ethtool_wolinfo *wol)
3871c387
MS
1417{
1418 int err, oldpage, temp;
1419
6427bb2d 1420 oldpage = marvell_get_page(phydev);
3871c387
MS
1421
1422 if (wol->wolopts & WAKE_MAGIC) {
1423 /* Explicitly switch to page 0x00, just to be sure */
52295666 1424 err = marvell_set_page(phydev, MII_MARVELL_COPPER_PAGE);
3871c387
MS
1425 if (err < 0)
1426 return err;
1427
1428 /* Enable the WOL interrupt */
1429 temp = phy_read(phydev, MII_88E1318S_PHY_CSIER);
1430 temp |= MII_88E1318S_PHY_CSIER_WOL_EIE;
1431 err = phy_write(phydev, MII_88E1318S_PHY_CSIER, temp);
1432 if (err < 0)
1433 return err;
1434
52295666 1435 err = marvell_set_page(phydev, MII_MARVELL_LED_PAGE);
3871c387
MS
1436 if (err < 0)
1437 return err;
1438
1439 /* Setup LED[2] as interrupt pin (active low) */
1440 temp = phy_read(phydev, MII_88E1318S_PHY_LED_TCR);
1441 temp &= ~MII_88E1318S_PHY_LED_TCR_FORCE_INT;
1442 temp |= MII_88E1318S_PHY_LED_TCR_INTn_ENABLE;
1443 temp |= MII_88E1318S_PHY_LED_TCR_INT_ACTIVE_LOW;
1444 err = phy_write(phydev, MII_88E1318S_PHY_LED_TCR, temp);
1445 if (err < 0)
1446 return err;
1447
52295666 1448 err = marvell_set_page(phydev, MII_MARVELL_WOL_PAGE);
3871c387
MS
1449 if (err < 0)
1450 return err;
1451
1452 /* Store the device address for the magic packet */
1453 err = phy_write(phydev, MII_88E1318S_PHY_MAGIC_PACKET_WORD2,
1454 ((phydev->attached_dev->dev_addr[5] << 8) |
1455 phydev->attached_dev->dev_addr[4]));
1456 if (err < 0)
1457 return err;
1458 err = phy_write(phydev, MII_88E1318S_PHY_MAGIC_PACKET_WORD1,
1459 ((phydev->attached_dev->dev_addr[3] << 8) |
1460 phydev->attached_dev->dev_addr[2]));
1461 if (err < 0)
1462 return err;
1463 err = phy_write(phydev, MII_88E1318S_PHY_MAGIC_PACKET_WORD0,
1464 ((phydev->attached_dev->dev_addr[1] << 8) |
1465 phydev->attached_dev->dev_addr[0]));
1466 if (err < 0)
1467 return err;
1468
1469 /* Clear WOL status and enable magic packet matching */
1470 temp = phy_read(phydev, MII_88E1318S_PHY_WOL_CTRL);
1471 temp |= MII_88E1318S_PHY_WOL_CTRL_CLEAR_WOL_STATUS;
1472 temp |= MII_88E1318S_PHY_WOL_CTRL_MAGIC_PACKET_MATCH_ENABLE;
1473 err = phy_write(phydev, MII_88E1318S_PHY_WOL_CTRL, temp);
1474 if (err < 0)
1475 return err;
1476 } else {
52295666 1477 err = marvell_set_page(phydev, MII_MARVELL_WOL_PAGE);
3871c387
MS
1478 if (err < 0)
1479 return err;
1480
1481 /* Clear WOL status and disable magic packet matching */
1482 temp = phy_read(phydev, MII_88E1318S_PHY_WOL_CTRL);
1483 temp |= MII_88E1318S_PHY_WOL_CTRL_CLEAR_WOL_STATUS;
1484 temp &= ~MII_88E1318S_PHY_WOL_CTRL_MAGIC_PACKET_MATCH_ENABLE;
1485 err = phy_write(phydev, MII_88E1318S_PHY_WOL_CTRL, temp);
1486 if (err < 0)
1487 return err;
1488 }
1489
6427bb2d 1490 err = marvell_set_page(phydev, oldpage);
3871c387
MS
1491 if (err < 0)
1492 return err;
1493
1494 return 0;
1495}
1496
d2fa47d9
AL
1497static int marvell_get_sset_count(struct phy_device *phydev)
1498{
2170fef7
CAC
1499 if (phydev->supported & SUPPORTED_FIBRE)
1500 return ARRAY_SIZE(marvell_hw_stats);
1501 else
1502 return ARRAY_SIZE(marvell_hw_stats) - NB_FIBER_STATS;
d2fa47d9
AL
1503}
1504
1505static void marvell_get_strings(struct phy_device *phydev, u8 *data)
1506{
1507 int i;
1508
1509 for (i = 0; i < ARRAY_SIZE(marvell_hw_stats); i++) {
1510 memcpy(data + i * ETH_GSTRING_LEN,
1511 marvell_hw_stats[i].string, ETH_GSTRING_LEN);
1512 }
1513}
1514
1515#ifndef UINT64_MAX
8cf8b87b 1516#define UINT64_MAX (u64)(~((u64)0))
d2fa47d9
AL
1517#endif
1518static u64 marvell_get_stat(struct phy_device *phydev, int i)
1519{
1520 struct marvell_hw_stat stat = marvell_hw_stats[i];
1521 struct marvell_priv *priv = phydev->priv;
53798328 1522 int oldpage, val;
321b4d4b 1523 u64 ret;
d2fa47d9 1524
53798328
AL
1525 oldpage = marvell_get_set_page(phydev, stat.page);
1526 if (oldpage < 0)
d2fa47d9
AL
1527 return UINT64_MAX;
1528
1529 val = phy_read(phydev, stat.reg);
1530 if (val < 0) {
321b4d4b 1531 ret = UINT64_MAX;
d2fa47d9
AL
1532 } else {
1533 val = val & ((1 << stat.bits) - 1);
1534 priv->stats[i] += val;
321b4d4b 1535 ret = priv->stats[i];
d2fa47d9
AL
1536 }
1537
6427bb2d 1538 marvell_set_page(phydev, oldpage);
d2fa47d9 1539
321b4d4b 1540 return ret;
d2fa47d9
AL
1541}
1542
1543static void marvell_get_stats(struct phy_device *phydev,
1544 struct ethtool_stats *stats, u64 *data)
1545{
1546 int i;
1547
1548 for (i = 0; i < ARRAY_SIZE(marvell_hw_stats); i++)
1549 data[i] = marvell_get_stat(phydev, i);
1550}
1551
0b04680f
AL
1552#ifdef CONFIG_HWMON
1553static int m88e1121_get_temp(struct phy_device *phydev, long *temp)
1554{
975b388c 1555 int oldpage;
0b04680f
AL
1556 int ret;
1557 int val;
1558
1559 *temp = 0;
1560
1561 mutex_lock(&phydev->lock);
1562
52295666 1563 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MISC_TEST_PAGE);
975b388c
AL
1564 if (oldpage < 0) {
1565 mutex_unlock(&phydev->lock);
1566 return oldpage;
1567 }
1568
0b04680f
AL
1569 /* Enable temperature sensor */
1570 ret = phy_read(phydev, MII_88E1121_MISC_TEST);
1571 if (ret < 0)
1572 goto error;
1573
1574 ret = phy_write(phydev, MII_88E1121_MISC_TEST,
1575 ret | MII_88E1121_MISC_TEST_TEMP_SENSOR_EN);
1576 if (ret < 0)
1577 goto error;
1578
1579 /* Wait for temperature to stabilize */
1580 usleep_range(10000, 12000);
1581
1582 val = phy_read(phydev, MII_88E1121_MISC_TEST);
1583 if (val < 0) {
1584 ret = val;
1585 goto error;
1586 }
1587
1588 /* Disable temperature sensor */
1589 ret = phy_write(phydev, MII_88E1121_MISC_TEST,
1590 ret & ~MII_88E1121_MISC_TEST_TEMP_SENSOR_EN);
1591 if (ret < 0)
1592 goto error;
1593
1594 *temp = ((val & MII_88E1121_MISC_TEST_TEMP_MASK) - 5) * 5000;
1595
1596error:
975b388c 1597 marvell_set_page(phydev, oldpage);
0b04680f
AL
1598 mutex_unlock(&phydev->lock);
1599
1600 return ret;
1601}
1602
1603static int m88e1121_hwmon_read(struct device *dev,
1604 enum hwmon_sensor_types type,
1605 u32 attr, int channel, long *temp)
1606{
1607 struct phy_device *phydev = dev_get_drvdata(dev);
1608 int err;
1609
1610 switch (attr) {
1611 case hwmon_temp_input:
1612 err = m88e1121_get_temp(phydev, temp);
1613 break;
1614 default:
1615 return -EOPNOTSUPP;
1616 }
1617
1618 return err;
1619}
1620
1621static umode_t m88e1121_hwmon_is_visible(const void *data,
1622 enum hwmon_sensor_types type,
1623 u32 attr, int channel)
1624{
1625 if (type != hwmon_temp)
1626 return 0;
1627
1628 switch (attr) {
1629 case hwmon_temp_input:
1630 return 0444;
1631 default:
1632 return 0;
1633 }
1634}
1635
1636static u32 m88e1121_hwmon_chip_config[] = {
1637 HWMON_C_REGISTER_TZ,
1638 0
1639};
1640
1641static const struct hwmon_channel_info m88e1121_hwmon_chip = {
1642 .type = hwmon_chip,
1643 .config = m88e1121_hwmon_chip_config,
1644};
1645
1646static u32 m88e1121_hwmon_temp_config[] = {
1647 HWMON_T_INPUT,
1648 0
1649};
1650
1651static const struct hwmon_channel_info m88e1121_hwmon_temp = {
1652 .type = hwmon_temp,
1653 .config = m88e1121_hwmon_temp_config,
1654};
1655
1656static const struct hwmon_channel_info *m88e1121_hwmon_info[] = {
1657 &m88e1121_hwmon_chip,
1658 &m88e1121_hwmon_temp,
1659 NULL
1660};
1661
1662static const struct hwmon_ops m88e1121_hwmon_hwmon_ops = {
1663 .is_visible = m88e1121_hwmon_is_visible,
1664 .read = m88e1121_hwmon_read,
1665};
1666
1667static const struct hwmon_chip_info m88e1121_hwmon_chip_info = {
1668 .ops = &m88e1121_hwmon_hwmon_ops,
1669 .info = m88e1121_hwmon_info,
1670};
1671
1672static int m88e1510_get_temp(struct phy_device *phydev, long *temp)
1673{
975b388c 1674 int oldpage;
0b04680f
AL
1675 int ret;
1676
1677 *temp = 0;
1678
1679 mutex_lock(&phydev->lock);
1680
52295666 1681 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MISC_TEST_PAGE);
975b388c
AL
1682 if (oldpage < 0) {
1683 mutex_unlock(&phydev->lock);
1684 return oldpage;
1685 }
1686
0b04680f
AL
1687 ret = phy_read(phydev, MII_88E1510_TEMP_SENSOR);
1688 if (ret < 0)
1689 goto error;
1690
1691 *temp = ((ret & MII_88E1510_TEMP_SENSOR_MASK) - 25) * 1000;
1692
1693error:
975b388c 1694 marvell_set_page(phydev, oldpage);
0b04680f
AL
1695 mutex_unlock(&phydev->lock);
1696
1697 return ret;
1698}
1699
f0a45816 1700static int m88e1510_get_temp_critical(struct phy_device *phydev, long *temp)
0b04680f 1701{
975b388c 1702 int oldpage;
0b04680f
AL
1703 int ret;
1704
1705 *temp = 0;
1706
1707 mutex_lock(&phydev->lock);
53798328 1708
52295666 1709 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MISC_TEST_PAGE);
975b388c
AL
1710 if (oldpage < 0) {
1711 mutex_unlock(&phydev->lock);
1712 return oldpage;
1713 }
0b04680f 1714
0b04680f
AL
1715 ret = phy_read(phydev, MII_88E1121_MISC_TEST);
1716 if (ret < 0)
1717 goto error;
1718
1719 *temp = (((ret & MII_88E1510_MISC_TEST_TEMP_THRESHOLD_MASK) >>
1720 MII_88E1510_MISC_TEST_TEMP_THRESHOLD_SHIFT) * 5) - 25;
1721 /* convert to mC */
1722 *temp *= 1000;
1723
1724error:
975b388c 1725 marvell_set_page(phydev, oldpage);
0b04680f
AL
1726 mutex_unlock(&phydev->lock);
1727
1728 return ret;
1729}
1730
f0a45816 1731static int m88e1510_set_temp_critical(struct phy_device *phydev, long temp)
0b04680f 1732{
975b388c 1733 int oldpage;
0b04680f
AL
1734 int ret;
1735
1736 mutex_lock(&phydev->lock);
1737
52295666 1738 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MISC_TEST_PAGE);
975b388c
AL
1739 if (oldpage < 0) {
1740 mutex_unlock(&phydev->lock);
1741 return oldpage;
1742 }
1743
0b04680f
AL
1744 ret = phy_read(phydev, MII_88E1121_MISC_TEST);
1745 if (ret < 0)
1746 goto error;
1747
1748 temp = temp / 1000;
1749 temp = clamp_val(DIV_ROUND_CLOSEST(temp, 5) + 5, 0, 0x1f);
1750 ret = phy_write(phydev, MII_88E1121_MISC_TEST,
1751 (ret & ~MII_88E1510_MISC_TEST_TEMP_THRESHOLD_MASK) |
1752 (temp << MII_88E1510_MISC_TEST_TEMP_THRESHOLD_SHIFT));
1753
1754error:
975b388c 1755 marvell_set_page(phydev, oldpage);
0b04680f
AL
1756 mutex_unlock(&phydev->lock);
1757
1758 return ret;
1759}
1760
f0a45816 1761static int m88e1510_get_temp_alarm(struct phy_device *phydev, long *alarm)
0b04680f 1762{
975b388c 1763 int oldpage;
0b04680f
AL
1764 int ret;
1765
1766 *alarm = false;
1767
1768 mutex_lock(&phydev->lock);
1769
52295666 1770 oldpage = marvell_get_set_page(phydev, MII_MARVELL_MISC_TEST_PAGE);
975b388c
AL
1771 if (oldpage < 0) {
1772 mutex_unlock(&phydev->lock);
1773 return oldpage;
1774 }
1775
0b04680f
AL
1776 ret = phy_read(phydev, MII_88E1121_MISC_TEST);
1777 if (ret < 0)
1778 goto error;
1779 *alarm = !!(ret & MII_88E1510_MISC_TEST_TEMP_IRQ);
1780
1781error:
975b388c 1782 marvell_set_page(phydev, oldpage);
0b04680f
AL
1783 mutex_unlock(&phydev->lock);
1784
1785 return ret;
1786}
1787
1788static int m88e1510_hwmon_read(struct device *dev,
1789 enum hwmon_sensor_types type,
1790 u32 attr, int channel, long *temp)
1791{
1792 struct phy_device *phydev = dev_get_drvdata(dev);
1793 int err;
1794
1795 switch (attr) {
1796 case hwmon_temp_input:
1797 err = m88e1510_get_temp(phydev, temp);
1798 break;
1799 case hwmon_temp_crit:
1800 err = m88e1510_get_temp_critical(phydev, temp);
1801 break;
1802 case hwmon_temp_max_alarm:
1803 err = m88e1510_get_temp_alarm(phydev, temp);
1804 break;
1805 default:
1806 return -EOPNOTSUPP;
1807 }
1808
1809 return err;
1810}
1811
1812static int m88e1510_hwmon_write(struct device *dev,
1813 enum hwmon_sensor_types type,
1814 u32 attr, int channel, long temp)
1815{
1816 struct phy_device *phydev = dev_get_drvdata(dev);
1817 int err;
1818
1819 switch (attr) {
1820 case hwmon_temp_crit:
1821 err = m88e1510_set_temp_critical(phydev, temp);
1822 break;
1823 default:
1824 return -EOPNOTSUPP;
1825 }
1826 return err;
1827}
1828
1829static umode_t m88e1510_hwmon_is_visible(const void *data,
1830 enum hwmon_sensor_types type,
1831 u32 attr, int channel)
1832{
1833 if (type != hwmon_temp)
1834 return 0;
1835
1836 switch (attr) {
1837 case hwmon_temp_input:
1838 case hwmon_temp_max_alarm:
1839 return 0444;
1840 case hwmon_temp_crit:
1841 return 0644;
1842 default:
1843 return 0;
1844 }
1845}
1846
1847static u32 m88e1510_hwmon_temp_config[] = {
1848 HWMON_T_INPUT | HWMON_T_CRIT | HWMON_T_MAX_ALARM,
1849 0
1850};
1851
1852static const struct hwmon_channel_info m88e1510_hwmon_temp = {
1853 .type = hwmon_temp,
1854 .config = m88e1510_hwmon_temp_config,
1855};
1856
1857static const struct hwmon_channel_info *m88e1510_hwmon_info[] = {
1858 &m88e1121_hwmon_chip,
1859 &m88e1510_hwmon_temp,
1860 NULL
1861};
1862
1863static const struct hwmon_ops m88e1510_hwmon_hwmon_ops = {
1864 .is_visible = m88e1510_hwmon_is_visible,
1865 .read = m88e1510_hwmon_read,
1866 .write = m88e1510_hwmon_write,
1867};
1868
1869static const struct hwmon_chip_info m88e1510_hwmon_chip_info = {
1870 .ops = &m88e1510_hwmon_hwmon_ops,
1871 .info = m88e1510_hwmon_info,
1872};
1873
1874static int marvell_hwmon_name(struct phy_device *phydev)
1875{
1876 struct marvell_priv *priv = phydev->priv;
1877 struct device *dev = &phydev->mdio.dev;
1878 const char *devname = dev_name(dev);
1879 size_t len = strlen(devname);
1880 int i, j;
1881
1882 priv->hwmon_name = devm_kzalloc(dev, len, GFP_KERNEL);
1883 if (!priv->hwmon_name)
1884 return -ENOMEM;
1885
1886 for (i = j = 0; i < len && devname[i]; i++) {
1887 if (isalnum(devname[i]))
1888 priv->hwmon_name[j++] = devname[i];
1889 }
1890
1891 return 0;
1892}
1893
1894static int marvell_hwmon_probe(struct phy_device *phydev,
1895 const struct hwmon_chip_info *chip)
1896{
1897 struct marvell_priv *priv = phydev->priv;
1898 struct device *dev = &phydev->mdio.dev;
1899 int err;
1900
1901 err = marvell_hwmon_name(phydev);
1902 if (err)
1903 return err;
1904
1905 priv->hwmon_dev = devm_hwmon_device_register_with_info(
1906 dev, priv->hwmon_name, phydev, chip, NULL);
1907
1908 return PTR_ERR_OR_ZERO(priv->hwmon_dev);
1909}
1910
1911static int m88e1121_hwmon_probe(struct phy_device *phydev)
1912{
1913 return marvell_hwmon_probe(phydev, &m88e1121_hwmon_chip_info);
1914}
1915
1916static int m88e1510_hwmon_probe(struct phy_device *phydev)
1917{
1918 return marvell_hwmon_probe(phydev, &m88e1510_hwmon_chip_info);
1919}
1920#else
1921static int m88e1121_hwmon_probe(struct phy_device *phydev)
1922{
1923 return 0;
1924}
1925
1926static int m88e1510_hwmon_probe(struct phy_device *phydev)
1927{
1928 return 0;
1929}
1930#endif
1931
d2fa47d9
AL
1932static int marvell_probe(struct phy_device *phydev)
1933{
1934 struct marvell_priv *priv;
1935
e5a03bfd 1936 priv = devm_kzalloc(&phydev->mdio.dev, sizeof(*priv), GFP_KERNEL);
d2fa47d9
AL
1937 if (!priv)
1938 return -ENOMEM;
1939
1940 phydev->priv = priv;
1941
1942 return 0;
1943}
1944
0b04680f
AL
1945static int m88e1121_probe(struct phy_device *phydev)
1946{
1947 int err;
1948
1949 err = marvell_probe(phydev);
1950 if (err)
1951 return err;
1952
1953 return m88e1121_hwmon_probe(phydev);
1954}
1955
1956static int m88e1510_probe(struct phy_device *phydev)
1957{
1958 int err;
1959
1960 err = marvell_probe(phydev);
1961 if (err)
1962 return err;
1963
1964 return m88e1510_hwmon_probe(phydev);
1965}
1966
e5479239
OJ
1967static struct phy_driver marvell_drivers[] = {
1968 {
2f495c39
BH
1969 .phy_id = MARVELL_PHY_ID_88E1101,
1970 .phy_id_mask = MARVELL_PHY_ID_MASK,
e5479239
OJ
1971 .name = "Marvell 88E1101",
1972 .features = PHY_GBIT_FEATURES,
1973 .flags = PHY_HAS_INTERRUPT,
18702414 1974 .probe = marvell_probe,
79be1a1c 1975 .config_init = &marvell_config_init,
f2899788 1976 .config_aneg = &m88e1101_config_aneg,
e5479239
OJ
1977 .ack_interrupt = &marvell_ack_interrupt,
1978 .config_intr = &marvell_config_intr,
0898b448
SH
1979 .resume = &genphy_resume,
1980 .suspend = &genphy_suspend,
d2fa47d9
AL
1981 .get_sset_count = marvell_get_sset_count,
1982 .get_strings = marvell_get_strings,
1983 .get_stats = marvell_get_stats,
e5479239 1984 },
85cfb534 1985 {
2f495c39
BH
1986 .phy_id = MARVELL_PHY_ID_88E1112,
1987 .phy_id_mask = MARVELL_PHY_ID_MASK,
85cfb534
OJ
1988 .name = "Marvell 88E1112",
1989 .features = PHY_GBIT_FEATURES,
1990 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 1991 .probe = marvell_probe,
85cfb534
OJ
1992 .config_init = &m88e1111_config_init,
1993 .config_aneg = &marvell_config_aneg,
85cfb534
OJ
1994 .ack_interrupt = &marvell_ack_interrupt,
1995 .config_intr = &marvell_config_intr,
0898b448
SH
1996 .resume = &genphy_resume,
1997 .suspend = &genphy_suspend,
d2fa47d9
AL
1998 .get_sset_count = marvell_get_sset_count,
1999 .get_strings = marvell_get_strings,
2000 .get_stats = marvell_get_stats,
85cfb534 2001 },
e5479239 2002 {
2f495c39
BH
2003 .phy_id = MARVELL_PHY_ID_88E1111,
2004 .phy_id_mask = MARVELL_PHY_ID_MASK,
e5479239
OJ
2005 .name = "Marvell 88E1111",
2006 .features = PHY_GBIT_FEATURES,
2007 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2008 .probe = marvell_probe,
e5479239 2009 .config_init = &m88e1111_config_init,
3ec0a0f1 2010 .config_aneg = &m88e1111_config_aneg,
be937f1f 2011 .read_status = &marvell_read_status,
e5479239
OJ
2012 .ack_interrupt = &marvell_ack_interrupt,
2013 .config_intr = &marvell_config_intr,
0898b448
SH
2014 .resume = &genphy_resume,
2015 .suspend = &genphy_suspend,
d2fa47d9
AL
2016 .get_sset_count = marvell_get_sset_count,
2017 .get_strings = marvell_get_strings,
2018 .get_stats = marvell_get_stats,
e5479239 2019 },
605f196e 2020 {
2f495c39
BH
2021 .phy_id = MARVELL_PHY_ID_88E1118,
2022 .phy_id_mask = MARVELL_PHY_ID_MASK,
605f196e
RM
2023 .name = "Marvell 88E1118",
2024 .features = PHY_GBIT_FEATURES,
2025 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2026 .probe = marvell_probe,
605f196e
RM
2027 .config_init = &m88e1118_config_init,
2028 .config_aneg = &m88e1118_config_aneg,
605f196e
RM
2029 .ack_interrupt = &marvell_ack_interrupt,
2030 .config_intr = &marvell_config_intr,
0898b448
SH
2031 .resume = &genphy_resume,
2032 .suspend = &genphy_suspend,
d2fa47d9
AL
2033 .get_sset_count = marvell_get_sset_count,
2034 .get_strings = marvell_get_strings,
2035 .get_stats = marvell_get_stats,
605f196e 2036 },
140bc929 2037 {
2f495c39
BH
2038 .phy_id = MARVELL_PHY_ID_88E1121R,
2039 .phy_id_mask = MARVELL_PHY_ID_MASK,
140bc929
SP
2040 .name = "Marvell 88E1121R",
2041 .features = PHY_GBIT_FEATURES,
2042 .flags = PHY_HAS_INTERRUPT,
18702414 2043 .probe = &m88e1121_probe,
fdecf36f 2044 .config_init = &m88e1121_config_init,
140bc929
SP
2045 .config_aneg = &m88e1121_config_aneg,
2046 .read_status = &marvell_read_status,
2047 .ack_interrupt = &marvell_ack_interrupt,
2048 .config_intr = &marvell_config_intr,
dcd07be3 2049 .did_interrupt = &m88e1121_did_interrupt,
0898b448
SH
2050 .resume = &genphy_resume,
2051 .suspend = &genphy_suspend,
d2fa47d9
AL
2052 .get_sset_count = marvell_get_sset_count,
2053 .get_strings = marvell_get_strings,
2054 .get_stats = marvell_get_stats,
140bc929 2055 },
3ff1c259 2056 {
337ac9d5 2057 .phy_id = MARVELL_PHY_ID_88E1318S,
6ba74014 2058 .phy_id_mask = MARVELL_PHY_ID_MASK,
337ac9d5 2059 .name = "Marvell 88E1318S",
3ff1c259
CC
2060 .features = PHY_GBIT_FEATURES,
2061 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2062 .probe = marvell_probe,
fdecf36f 2063 .config_init = &m88e1121_config_init,
337ac9d5 2064 .config_aneg = &m88e1318_config_aneg,
3ff1c259
CC
2065 .read_status = &marvell_read_status,
2066 .ack_interrupt = &marvell_ack_interrupt,
2067 .config_intr = &marvell_config_intr,
2068 .did_interrupt = &m88e1121_did_interrupt,
3871c387
MS
2069 .get_wol = &m88e1318_get_wol,
2070 .set_wol = &m88e1318_set_wol,
0898b448
SH
2071 .resume = &genphy_resume,
2072 .suspend = &genphy_suspend,
d2fa47d9
AL
2073 .get_sset_count = marvell_get_sset_count,
2074 .get_strings = marvell_get_strings,
2075 .get_stats = marvell_get_stats,
3ff1c259 2076 },
e5479239 2077 {
2f495c39
BH
2078 .phy_id = MARVELL_PHY_ID_88E1145,
2079 .phy_id_mask = MARVELL_PHY_ID_MASK,
e5479239
OJ
2080 .name = "Marvell 88E1145",
2081 .features = PHY_GBIT_FEATURES,
2082 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2083 .probe = marvell_probe,
e5479239 2084 .config_init = &m88e1145_config_init,
c505873e 2085 .config_aneg = &m88e1101_config_aneg,
e5479239
OJ
2086 .read_status = &genphy_read_status,
2087 .ack_interrupt = &marvell_ack_interrupt,
2088 .config_intr = &marvell_config_intr,
0898b448
SH
2089 .resume = &genphy_resume,
2090 .suspend = &genphy_suspend,
d2fa47d9
AL
2091 .get_sset_count = marvell_get_sset_count,
2092 .get_strings = marvell_get_strings,
2093 .get_stats = marvell_get_stats,
ac8c635a 2094 },
90600732
DD
2095 {
2096 .phy_id = MARVELL_PHY_ID_88E1149R,
2097 .phy_id_mask = MARVELL_PHY_ID_MASK,
2098 .name = "Marvell 88E1149R",
2099 .features = PHY_GBIT_FEATURES,
2100 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2101 .probe = marvell_probe,
90600732
DD
2102 .config_init = &m88e1149_config_init,
2103 .config_aneg = &m88e1118_config_aneg,
90600732
DD
2104 .ack_interrupt = &marvell_ack_interrupt,
2105 .config_intr = &marvell_config_intr,
0898b448
SH
2106 .resume = &genphy_resume,
2107 .suspend = &genphy_suspend,
d2fa47d9
AL
2108 .get_sset_count = marvell_get_sset_count,
2109 .get_strings = marvell_get_strings,
2110 .get_stats = marvell_get_stats,
90600732 2111 },
ac8c635a 2112 {
2f495c39
BH
2113 .phy_id = MARVELL_PHY_ID_88E1240,
2114 .phy_id_mask = MARVELL_PHY_ID_MASK,
ac8c635a
OJ
2115 .name = "Marvell 88E1240",
2116 .features = PHY_GBIT_FEATURES,
2117 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2118 .probe = marvell_probe,
ac8c635a
OJ
2119 .config_init = &m88e1111_config_init,
2120 .config_aneg = &marvell_config_aneg,
ac8c635a
OJ
2121 .ack_interrupt = &marvell_ack_interrupt,
2122 .config_intr = &marvell_config_intr,
0898b448
SH
2123 .resume = &genphy_resume,
2124 .suspend = &genphy_suspend,
d2fa47d9
AL
2125 .get_sset_count = marvell_get_sset_count,
2126 .get_strings = marvell_get_strings,
2127 .get_stats = marvell_get_stats,
ac8c635a 2128 },
3da09a51
MS
2129 {
2130 .phy_id = MARVELL_PHY_ID_88E1116R,
2131 .phy_id_mask = MARVELL_PHY_ID_MASK,
2132 .name = "Marvell 88E1116R",
2133 .features = PHY_GBIT_FEATURES,
2134 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2135 .probe = marvell_probe,
3da09a51 2136 .config_init = &m88e1116r_config_init,
3da09a51
MS
2137 .ack_interrupt = &marvell_ack_interrupt,
2138 .config_intr = &marvell_config_intr,
0898b448
SH
2139 .resume = &genphy_resume,
2140 .suspend = &genphy_suspend,
d2fa47d9
AL
2141 .get_sset_count = marvell_get_sset_count,
2142 .get_strings = marvell_get_strings,
2143 .get_stats = marvell_get_stats,
3da09a51 2144 },
10e24caa
MS
2145 {
2146 .phy_id = MARVELL_PHY_ID_88E1510,
2147 .phy_id_mask = MARVELL_PHY_ID_MASK,
2148 .name = "Marvell 88E1510",
6cfb3bcc 2149 .features = PHY_GBIT_FEATURES | SUPPORTED_FIBRE,
18702414 2150 .flags = PHY_HAS_INTERRUPT,
0b04680f 2151 .probe = &m88e1510_probe,
930b37ee 2152 .config_init = &m88e1510_config_init,
10e24caa
MS
2153 .config_aneg = &m88e1510_config_aneg,
2154 .read_status = &marvell_read_status,
2155 .ack_interrupt = &marvell_ack_interrupt,
2156 .config_intr = &marvell_config_intr,
2157 .did_interrupt = &m88e1121_did_interrupt,
f39aac7e
JH
2158 .get_wol = &m88e1318_get_wol,
2159 .set_wol = &m88e1318_set_wol,
3758be3d
CAC
2160 .resume = &marvell_resume,
2161 .suspend = &marvell_suspend,
d2fa47d9
AL
2162 .get_sset_count = marvell_get_sset_count,
2163 .get_strings = marvell_get_strings,
2164 .get_stats = marvell_get_stats,
f0f9b4ed 2165 .set_loopback = genphy_loopback,
10e24caa 2166 },
819ec8e1
AL
2167 {
2168 .phy_id = MARVELL_PHY_ID_88E1540,
2169 .phy_id_mask = MARVELL_PHY_ID_MASK,
2170 .name = "Marvell 88E1540",
2171 .features = PHY_GBIT_FEATURES,
2172 .flags = PHY_HAS_INTERRUPT,
18702414 2173 .probe = m88e1510_probe,
79be1a1c 2174 .config_init = &marvell_config_init,
819ec8e1
AL
2175 .config_aneg = &m88e1510_config_aneg,
2176 .read_status = &marvell_read_status,
2177 .ack_interrupt = &marvell_ack_interrupt,
2178 .config_intr = &marvell_config_intr,
2179 .did_interrupt = &m88e1121_did_interrupt,
2180 .resume = &genphy_resume,
2181 .suspend = &genphy_suspend,
d2fa47d9
AL
2182 .get_sset_count = marvell_get_sset_count,
2183 .get_strings = marvell_get_strings,
2184 .get_stats = marvell_get_stats,
819ec8e1 2185 },
60f06fde
AL
2186 {
2187 .phy_id = MARVELL_PHY_ID_88E1545,
2188 .phy_id_mask = MARVELL_PHY_ID_MASK,
2189 .name = "Marvell 88E1545",
2190 .probe = m88e1510_probe,
60f06fde
AL
2191 .features = PHY_GBIT_FEATURES,
2192 .flags = PHY_HAS_INTERRUPT,
2193 .config_init = &marvell_config_init,
2194 .config_aneg = &m88e1510_config_aneg,
2195 .read_status = &marvell_read_status,
2196 .ack_interrupt = &marvell_ack_interrupt,
2197 .config_intr = &marvell_config_intr,
2198 .did_interrupt = &m88e1121_did_interrupt,
2199 .resume = &genphy_resume,
2200 .suspend = &genphy_suspend,
2201 .get_sset_count = marvell_get_sset_count,
2202 .get_strings = marvell_get_strings,
2203 .get_stats = marvell_get_stats,
2204 },
6b358aed
SH
2205 {
2206 .phy_id = MARVELL_PHY_ID_88E3016,
2207 .phy_id_mask = MARVELL_PHY_ID_MASK,
2208 .name = "Marvell 88E3016",
2209 .features = PHY_BASIC_FEATURES,
2210 .flags = PHY_HAS_INTERRUPT,
d2fa47d9 2211 .probe = marvell_probe,
6b358aed
SH
2212 .config_init = &m88e3016_config_init,
2213 .aneg_done = &marvell_aneg_done,
2214 .read_status = &marvell_read_status,
2215 .ack_interrupt = &marvell_ack_interrupt,
2216 .config_intr = &marvell_config_intr,
2217 .did_interrupt = &m88e1121_did_interrupt,
2218 .resume = &genphy_resume,
2219 .suspend = &genphy_suspend,
d2fa47d9
AL
2220 .get_sset_count = marvell_get_sset_count,
2221 .get_strings = marvell_get_strings,
2222 .get_stats = marvell_get_stats,
6b358aed 2223 },
e4cf8a38
AL
2224 {
2225 .phy_id = MARVELL_PHY_ID_88E6390,
2226 .phy_id_mask = MARVELL_PHY_ID_MASK,
2227 .name = "Marvell 88E6390",
2228 .features = PHY_GBIT_FEATURES,
2229 .flags = PHY_HAS_INTERRUPT,
2230 .probe = m88e1510_probe,
2231 .config_init = &marvell_config_init,
2232 .config_aneg = &m88e1510_config_aneg,
2233 .read_status = &marvell_read_status,
2234 .ack_interrupt = &marvell_ack_interrupt,
2235 .config_intr = &marvell_config_intr,
2236 .did_interrupt = &m88e1121_did_interrupt,
2237 .resume = &genphy_resume,
2238 .suspend = &genphy_suspend,
2239 .get_sset_count = marvell_get_sset_count,
2240 .get_strings = marvell_get_strings,
2241 .get_stats = marvell_get_stats,
2242 },
00db8189
AF
2243};
2244
50fd7150 2245module_phy_driver(marvell_drivers);
4e4f10f6 2246
cf93c945 2247static struct mdio_device_id __maybe_unused marvell_tbl[] = {
f5e1cabf
MS
2248 { MARVELL_PHY_ID_88E1101, MARVELL_PHY_ID_MASK },
2249 { MARVELL_PHY_ID_88E1112, MARVELL_PHY_ID_MASK },
2250 { MARVELL_PHY_ID_88E1111, MARVELL_PHY_ID_MASK },
2251 { MARVELL_PHY_ID_88E1118, MARVELL_PHY_ID_MASK },
2252 { MARVELL_PHY_ID_88E1121R, MARVELL_PHY_ID_MASK },
2253 { MARVELL_PHY_ID_88E1145, MARVELL_PHY_ID_MASK },
2254 { MARVELL_PHY_ID_88E1149R, MARVELL_PHY_ID_MASK },
2255 { MARVELL_PHY_ID_88E1240, MARVELL_PHY_ID_MASK },
2256 { MARVELL_PHY_ID_88E1318S, MARVELL_PHY_ID_MASK },
3da09a51 2257 { MARVELL_PHY_ID_88E1116R, MARVELL_PHY_ID_MASK },
10e24caa 2258 { MARVELL_PHY_ID_88E1510, MARVELL_PHY_ID_MASK },
819ec8e1 2259 { MARVELL_PHY_ID_88E1540, MARVELL_PHY_ID_MASK },
60f06fde 2260 { MARVELL_PHY_ID_88E1545, MARVELL_PHY_ID_MASK },
6b358aed 2261 { MARVELL_PHY_ID_88E3016, MARVELL_PHY_ID_MASK },
e4cf8a38 2262 { MARVELL_PHY_ID_88E6390, MARVELL_PHY_ID_MASK },
4e4f10f6
DW
2263 { }
2264};
2265
2266MODULE_DEVICE_TABLE(mdio, marvell_tbl);