]> git.ipfire.org Git - people/ms/u-boot.git/blame - drivers/net/phy/phy.c
dm: usb: Avoid time delays in sandbox tests
[people/ms/u-boot.git] / drivers / net / phy / phy.c
CommitLineData
5f184715
AF
1/*
2 * Generic PHY Management code
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
5f184715
AF
5 *
6 * Copyright 2011 Freescale Semiconductor, Inc.
7 * author Andy Fleming
8 *
9 * Based loosely off of Linux's PHY Lib
10 */
11
12#include <config.h>
13#include <common.h>
c74c8e66 14#include <dm.h>
5f184715
AF
15#include <malloc.h>
16#include <net.h>
17#include <command.h>
18#include <miiphy.h>
19#include <phy.h>
20#include <errno.h>
1adb406b 21#include <linux/err.h>
597fe041 22#include <linux/compiler.h>
5f184715 23
abbfcbe5
MS
24DECLARE_GLOBAL_DATA_PTR;
25
5f184715
AF
26/* Generic PHY support and helper functions */
27
28/**
29 * genphy_config_advert - sanitize and advertise auto-negotation parameters
30 * @phydev: target phy_device struct
31 *
32 * Description: Writes MII_ADVERTISE with the appropriate values,
33 * after sanitizing the values to make sure we only advertise
34 * what is supported. Returns < 0 on error, 0 if the PHY's advertisement
35 * hasn't changed, and > 0 if it has changed.
36 */
960d70c6 37static int genphy_config_advert(struct phy_device *phydev)
5f184715
AF
38{
39 u32 advertise;
40 int oldadv, adv;
41 int err, changed = 0;
42
43 /* Only allow advertising what
44 * this PHY supports */
45 phydev->advertising &= phydev->supported;
46 advertise = phydev->advertising;
47
48 /* Setup standard advertisement */
49 oldadv = adv = phy_read(phydev, MDIO_DEVAD_NONE, MII_ADVERTISE);
50
51 if (adv < 0)
52 return adv;
53
54 adv &= ~(ADVERTISE_ALL | ADVERTISE_100BASE4 | ADVERTISE_PAUSE_CAP |
55 ADVERTISE_PAUSE_ASYM);
56 if (advertise & ADVERTISED_10baseT_Half)
57 adv |= ADVERTISE_10HALF;
58 if (advertise & ADVERTISED_10baseT_Full)
59 adv |= ADVERTISE_10FULL;
60 if (advertise & ADVERTISED_100baseT_Half)
61 adv |= ADVERTISE_100HALF;
62 if (advertise & ADVERTISED_100baseT_Full)
63 adv |= ADVERTISE_100FULL;
64 if (advertise & ADVERTISED_Pause)
65 adv |= ADVERTISE_PAUSE_CAP;
66 if (advertise & ADVERTISED_Asym_Pause)
67 adv |= ADVERTISE_PAUSE_ASYM;
de1d786e
CC
68 if (advertise & ADVERTISED_1000baseX_Half)
69 adv |= ADVERTISE_1000XHALF;
70 if (advertise & ADVERTISED_1000baseX_Full)
71 adv |= ADVERTISE_1000XFULL;
5f184715
AF
72
73 if (adv != oldadv) {
74 err = phy_write(phydev, MDIO_DEVAD_NONE, MII_ADVERTISE, adv);
75
76 if (err < 0)
77 return err;
78 changed = 1;
79 }
80
81 /* Configure gigabit if it's supported */
82 if (phydev->supported & (SUPPORTED_1000baseT_Half |
83 SUPPORTED_1000baseT_Full)) {
84 oldadv = adv = phy_read(phydev, MDIO_DEVAD_NONE, MII_CTRL1000);
85
86 if (adv < 0)
87 return adv;
88
89 adv &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
90 if (advertise & SUPPORTED_1000baseT_Half)
91 adv |= ADVERTISE_1000HALF;
92 if (advertise & SUPPORTED_1000baseT_Full)
93 adv |= ADVERTISE_1000FULL;
94
95 if (adv != oldadv) {
96 err = phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000,
97 adv);
98
99 if (err < 0)
100 return err;
101 changed = 1;
102 }
103 }
104
105 return changed;
106}
107
108
109/**
110 * genphy_setup_forced - configures/forces speed/duplex from @phydev
111 * @phydev: target phy_device struct
112 *
113 * Description: Configures MII_BMCR to force speed/duplex
114 * to the values in phydev. Assumes that the values are valid.
115 */
960d70c6 116static int genphy_setup_forced(struct phy_device *phydev)
5f184715
AF
117{
118 int err;
119 int ctl = 0;
120
121 phydev->pause = phydev->asym_pause = 0;
122
123 if (SPEED_1000 == phydev->speed)
124 ctl |= BMCR_SPEED1000;
125 else if (SPEED_100 == phydev->speed)
126 ctl |= BMCR_SPEED100;
127
128 if (DUPLEX_FULL == phydev->duplex)
129 ctl |= BMCR_FULLDPLX;
130
131 err = phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, ctl);
132
133 return err;
134}
135
136
137/**
138 * genphy_restart_aneg - Enable and Restart Autonegotiation
139 * @phydev: target phy_device struct
140 */
141int genphy_restart_aneg(struct phy_device *phydev)
142{
143 int ctl;
144
145 ctl = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
146
147 if (ctl < 0)
148 return ctl;
149
150 ctl |= (BMCR_ANENABLE | BMCR_ANRESTART);
151
152 /* Don't isolate the PHY if we're negotiating */
153 ctl &= ~(BMCR_ISOLATE);
154
155 ctl = phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, ctl);
156
157 return ctl;
158}
159
160
161/**
162 * genphy_config_aneg - restart auto-negotiation or write BMCR
163 * @phydev: target phy_device struct
164 *
165 * Description: If auto-negotiation is enabled, we configure the
166 * advertising, and then restart auto-negotiation. If it is not
167 * enabled, then we write the BMCR.
168 */
169int genphy_config_aneg(struct phy_device *phydev)
170{
171 int result;
172
173 if (AUTONEG_ENABLE != phydev->autoneg)
174 return genphy_setup_forced(phydev);
175
176 result = genphy_config_advert(phydev);
177
178 if (result < 0) /* error */
179 return result;
180
181 if (result == 0) {
182 /* Advertisment hasn't changed, but maybe aneg was never on to
183 * begin with? Or maybe phy was isolated? */
184 int ctl = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
185
186 if (ctl < 0)
187 return ctl;
188
189 if (!(ctl & BMCR_ANENABLE) || (ctl & BMCR_ISOLATE))
190 result = 1; /* do restart aneg */
191 }
192
193 /* Only restart aneg if we are advertising something different
194 * than we were before. */
195 if (result > 0)
196 result = genphy_restart_aneg(phydev);
197
198 return result;
199}
200
201/**
202 * genphy_update_link - update link status in @phydev
203 * @phydev: target phy_device struct
204 *
205 * Description: Update the value in phydev->link to reflect the
206 * current link value. In order to do this, we need to read
207 * the status register twice, keeping the second value.
208 */
209int genphy_update_link(struct phy_device *phydev)
210{
211 unsigned int mii_reg;
212
213 /*
214 * Wait if the link is up, and autonegotiation is in progress
215 * (ie - we're capable and it's not done)
216 */
217 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR);
218
219 /*
220 * If we already saw the link up, and it hasn't gone down, then
221 * we don't need to wait for autoneg again
222 */
223 if (phydev->link && mii_reg & BMSR_LSTATUS)
224 return 0;
225
226 if ((mii_reg & BMSR_ANEGCAPABLE) && !(mii_reg & BMSR_ANEGCOMPLETE)) {
227 int i = 0;
228
229 printf("%s Waiting for PHY auto negotiation to complete",
230 phydev->dev->name);
231 while (!(mii_reg & BMSR_ANEGCOMPLETE)) {
232 /*
233 * Timeout reached ?
234 */
235 if (i > PHY_ANEG_TIMEOUT) {
236 printf(" TIMEOUT !\n");
237 phydev->link = 0;
238 return 0;
239 }
240
241 if (ctrlc()) {
242 puts("user interrupt!\n");
243 phydev->link = 0;
244 return -EINTR;
245 }
246
247 if ((i++ % 500) == 0)
248 printf(".");
249
250 udelay(1000); /* 1 ms */
251 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR);
252 }
253 printf(" done\n");
254 phydev->link = 1;
255 } else {
256 /* Read the link a second time to clear the latched state */
257 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR);
258
259 if (mii_reg & BMSR_LSTATUS)
260 phydev->link = 1;
261 else
262 phydev->link = 0;
263 }
264
265 return 0;
266}
267
268/*
269 * Generic function which updates the speed and duplex. If
270 * autonegotiation is enabled, it uses the AND of the link
271 * partner's advertised capabilities and our advertised
272 * capabilities. If autonegotiation is disabled, we use the
273 * appropriate bits in the control register.
274 *
275 * Stolen from Linux's mii.c and phy_device.c
276 */
e2043f5c 277int genphy_parse_link(struct phy_device *phydev)
5f184715
AF
278{
279 int mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR);
280
281 /* We're using autonegotiation */
3a530d1b 282 if (phydev->supported & SUPPORTED_Autoneg) {
5f184715 283 u32 lpa = 0;
f6d1f6e4 284 int gblpa = 0;
de1d786e 285 u32 estatus = 0;
5f184715
AF
286
287 /* Check for gigabit capability */
3a530d1b
DD
288 if (phydev->supported & (SUPPORTED_1000baseT_Full |
289 SUPPORTED_1000baseT_Half)) {
5f184715
AF
290 /* We want a list of states supported by
291 * both PHYs in the link
292 */
293 gblpa = phy_read(phydev, MDIO_DEVAD_NONE, MII_STAT1000);
f6d1f6e4
HS
294 if (gblpa < 0) {
295 debug("Could not read MII_STAT1000. Ignoring gigabit capability\n");
296 gblpa = 0;
297 }
5f184715
AF
298 gblpa &= phy_read(phydev,
299 MDIO_DEVAD_NONE, MII_CTRL1000) << 2;
300 }
301
302 /* Set the baseline so we only have to set them
303 * if they're different
304 */
305 phydev->speed = SPEED_10;
306 phydev->duplex = DUPLEX_HALF;
307
308 /* Check the gigabit fields */
309 if (gblpa & (PHY_1000BTSR_1000FD | PHY_1000BTSR_1000HD)) {
310 phydev->speed = SPEED_1000;
311
312 if (gblpa & PHY_1000BTSR_1000FD)
313 phydev->duplex = DUPLEX_FULL;
314
315 /* We're done! */
316 return 0;
317 }
318
319 lpa = phy_read(phydev, MDIO_DEVAD_NONE, MII_ADVERTISE);
320 lpa &= phy_read(phydev, MDIO_DEVAD_NONE, MII_LPA);
321
0dcfb0fc 322 if (lpa & (LPA_100FULL | LPA_100HALF)) {
5f184715
AF
323 phydev->speed = SPEED_100;
324
0dcfb0fc
WD
325 if (lpa & LPA_100FULL)
326 phydev->duplex = DUPLEX_FULL;
327
328 } else if (lpa & LPA_10FULL)
5f184715 329 phydev->duplex = DUPLEX_FULL;
de1d786e 330
9ba30f6b
SS
331 /*
332 * Extended status may indicate that the PHY supports
333 * 1000BASE-T/X even though the 1000BASE-T registers
334 * are missing. In this case we can't tell whether the
335 * peer also supports it, so we only check extended
336 * status if the 1000BASE-T registers are actually
337 * missing.
338 */
339 if ((mii_reg & BMSR_ESTATEN) && !(mii_reg & BMSR_ERCAP))
de1d786e
CC
340 estatus = phy_read(phydev, MDIO_DEVAD_NONE,
341 MII_ESTATUS);
342
343 if (estatus & (ESTATUS_1000_XFULL | ESTATUS_1000_XHALF |
344 ESTATUS_1000_TFULL | ESTATUS_1000_THALF)) {
345 phydev->speed = SPEED_1000;
346 if (estatus & (ESTATUS_1000_XFULL | ESTATUS_1000_TFULL))
347 phydev->duplex = DUPLEX_FULL;
348 }
349
5f184715
AF
350 } else {
351 u32 bmcr = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
352
353 phydev->speed = SPEED_10;
354 phydev->duplex = DUPLEX_HALF;
355
356 if (bmcr & BMCR_FULLDPLX)
357 phydev->duplex = DUPLEX_FULL;
358
359 if (bmcr & BMCR_SPEED1000)
360 phydev->speed = SPEED_1000;
361 else if (bmcr & BMCR_SPEED100)
362 phydev->speed = SPEED_100;
363 }
364
365 return 0;
366}
367
368int genphy_config(struct phy_device *phydev)
369{
370 int val;
371 u32 features;
372
373 /* For now, I'll claim that the generic driver supports
374 * all possible port types */
375 features = (SUPPORTED_TP | SUPPORTED_MII
376 | SUPPORTED_AUI | SUPPORTED_FIBRE |
377 SUPPORTED_BNC);
378
379 /* Do we support autonegotiation? */
380 val = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR);
381
382 if (val < 0)
383 return val;
384
385 if (val & BMSR_ANEGCAPABLE)
386 features |= SUPPORTED_Autoneg;
387
388 if (val & BMSR_100FULL)
389 features |= SUPPORTED_100baseT_Full;
390 if (val & BMSR_100HALF)
391 features |= SUPPORTED_100baseT_Half;
392 if (val & BMSR_10FULL)
393 features |= SUPPORTED_10baseT_Full;
394 if (val & BMSR_10HALF)
395 features |= SUPPORTED_10baseT_Half;
396
397 if (val & BMSR_ESTATEN) {
398 val = phy_read(phydev, MDIO_DEVAD_NONE, MII_ESTATUS);
399
400 if (val < 0)
401 return val;
402
403 if (val & ESTATUS_1000_TFULL)
404 features |= SUPPORTED_1000baseT_Full;
405 if (val & ESTATUS_1000_THALF)
406 features |= SUPPORTED_1000baseT_Half;
de1d786e
CC
407 if (val & ESTATUS_1000_XFULL)
408 features |= SUPPORTED_1000baseX_Full;
409 if (val & ESTATUS_1000_XHALF)
9a5dad23 410 features |= SUPPORTED_1000baseX_Half;
5f184715
AF
411 }
412
413 phydev->supported = features;
414 phydev->advertising = features;
415
416 genphy_config_aneg(phydev);
417
418 return 0;
419}
420
421int genphy_startup(struct phy_device *phydev)
422{
423 genphy_update_link(phydev);
424 genphy_parse_link(phydev);
425
426 return 0;
427}
428
429int genphy_shutdown(struct phy_device *phydev)
430{
431 return 0;
432}
433
434static struct phy_driver genphy_driver = {
435 .uid = 0xffffffff,
436 .mask = 0xffffffff,
437 .name = "Generic PHY",
438 .features = 0,
439 .config = genphy_config,
440 .startup = genphy_startup,
441 .shutdown = genphy_shutdown,
442};
443
444static LIST_HEAD(phy_drivers);
445
446int phy_init(void)
447{
f7c38cf8
SX
448#ifdef CONFIG_PHY_AQUANTIA
449 phy_aquantia_init();
450#endif
9082eeac
AF
451#ifdef CONFIG_PHY_ATHEROS
452 phy_atheros_init();
453#endif
454#ifdef CONFIG_PHY_BROADCOM
455 phy_broadcom_init();
456#endif
9b18e519
SL
457#ifdef CONFIG_PHY_CORTINA
458 phy_cortina_init();
459#endif
9082eeac
AF
460#ifdef CONFIG_PHY_DAVICOM
461 phy_davicom_init();
462#endif
f485c8a3
MP
463#ifdef CONFIG_PHY_ET1011C
464 phy_et1011c_init();
465#endif
9082eeac
AF
466#ifdef CONFIG_PHY_LXT
467 phy_lxt_init();
468#endif
469#ifdef CONFIG_PHY_MARVELL
470 phy_marvell_init();
471#endif
472#ifdef CONFIG_PHY_MICREL
473 phy_micrel_init();
474#endif
475#ifdef CONFIG_PHY_NATSEMI
476 phy_natsemi_init();
477#endif
478#ifdef CONFIG_PHY_REALTEK
479 phy_realtek_init();
480#endif
5751aa2f
NI
481#ifdef CONFIG_PHY_SMSC
482 phy_smsc_init();
483#endif
9082eeac
AF
484#ifdef CONFIG_PHY_TERANETICS
485 phy_teranetics_init();
486#endif
721aed79
EI
487#ifdef CONFIG_PHY_TI
488 phy_ti_init();
489#endif
9082eeac
AF
490#ifdef CONFIG_PHY_VITESSE
491 phy_vitesse_init();
492#endif
493
5f184715
AF
494 return 0;
495}
496
497int phy_register(struct phy_driver *drv)
498{
499 INIT_LIST_HEAD(&drv->list);
500 list_add_tail(&drv->list, &phy_drivers);
501
abbfcbe5
MS
502#ifdef CONFIG_NEEDS_MANUAL_RELOC
503 if (drv->probe)
504 drv->probe += gd->reloc_off;
505 if (drv->config)
506 drv->config += gd->reloc_off;
507 if (drv->startup)
508 drv->startup += gd->reloc_off;
509 if (drv->shutdown)
510 drv->shutdown += gd->reloc_off;
511 if (drv->readext)
512 drv->readext += gd->reloc_off;
513 if (drv->writeext)
514 drv->writeext += gd->reloc_off;
515#endif
5f184715
AF
516 return 0;
517}
518
960d70c6 519static int phy_probe(struct phy_device *phydev)
5f184715
AF
520{
521 int err = 0;
522
523 phydev->advertising = phydev->supported = phydev->drv->features;
524 phydev->mmds = phydev->drv->mmds;
525
526 if (phydev->drv->probe)
527 err = phydev->drv->probe(phydev);
528
529 return err;
530}
531
532static struct phy_driver *generic_for_interface(phy_interface_t interface)
533{
534#ifdef CONFIG_PHYLIB_10G
535 if (is_10g_interface(interface))
536 return &gen10g_driver;
537#endif
538
539 return &genphy_driver;
540}
541
960d70c6 542static struct phy_driver *get_phy_driver(struct phy_device *phydev,
5f184715
AF
543 phy_interface_t interface)
544{
545 struct list_head *entry;
546 int phy_id = phydev->phy_id;
547 struct phy_driver *drv = NULL;
548
549 list_for_each(entry, &phy_drivers) {
550 drv = list_entry(entry, struct phy_driver, list);
551 if ((drv->uid & drv->mask) == (phy_id & drv->mask))
552 return drv;
553 }
554
555 /* If we made it here, there's no driver for this PHY */
556 return generic_for_interface(interface);
557}
558
960d70c6 559static struct phy_device *phy_device_create(struct mii_dev *bus, int addr,
2c171a2a 560 u32 phy_id,
960d70c6 561 phy_interface_t interface)
5f184715
AF
562{
563 struct phy_device *dev;
564
565 /* We allocate the device, and initialize the
566 * default values */
567 dev = malloc(sizeof(*dev));
568 if (!dev) {
569 printf("Failed to allocate PHY device for %s:%d\n",
570 bus->name, addr);
571 return NULL;
572 }
573
574 memset(dev, 0, sizeof(*dev));
575
576 dev->duplex = -1;
26d3acda 577 dev->link = 0;
5f184715
AF
578 dev->interface = interface;
579
580 dev->autoneg = AUTONEG_ENABLE;
581
582 dev->addr = addr;
583 dev->phy_id = phy_id;
584 dev->bus = bus;
585
586 dev->drv = get_phy_driver(dev, interface);
587
588 phy_probe(dev);
589
590 bus->phymap[addr] = dev;
591
592 return dev;
593}
594
595/**
596 * get_phy_id - reads the specified addr for its ID.
597 * @bus: the target MII bus
598 * @addr: PHY address on the MII bus
599 * @phy_id: where to store the ID retrieved.
600 *
601 * Description: Reads the ID registers of the PHY at @addr on the
602 * @bus, stores it in @phy_id and returns zero on success.
603 */
5707d5ff 604int __weak get_phy_id(struct mii_dev *bus, int addr, int devad, u32 *phy_id)
5f184715
AF
605{
606 int phy_reg;
607
608 /* Grab the bits from PHYIR1, and put them
609 * in the upper half */
610 phy_reg = bus->read(bus, addr, devad, MII_PHYSID1);
611
612 if (phy_reg < 0)
613 return -EIO;
614
615 *phy_id = (phy_reg & 0xffff) << 16;
616
617 /* Grab the bits from PHYIR2, and put them in the lower half */
618 phy_reg = bus->read(bus, addr, devad, MII_PHYSID2);
619
620 if (phy_reg < 0)
621 return -EIO;
622
623 *phy_id |= (phy_reg & 0xffff);
624
625 return 0;
626}
627
1adb406b
TK
628static struct phy_device *create_phy_by_mask(struct mii_dev *bus,
629 unsigned phy_mask, int devad, phy_interface_t interface)
630{
631 u32 phy_id = 0xffffffff;
632 while (phy_mask) {
633 int addr = ffs(phy_mask) - 1;
634 int r = get_phy_id(bus, addr, devad, &phy_id);
1adb406b 635 /* If the PHY ID is mostly f's, we didn't find anything */
08be2836 636 if (r == 0 && (phy_id & 0x1fffffff) != 0x1fffffff)
1adb406b
TK
637 return phy_device_create(bus, addr, phy_id, interface);
638 phy_mask &= ~(1 << addr);
639 }
640 return NULL;
641}
642
643static struct phy_device *search_for_existing_phy(struct mii_dev *bus,
644 unsigned phy_mask, phy_interface_t interface)
645{
646 /* If we have one, return the existing device, with new interface */
647 while (phy_mask) {
648 int addr = ffs(phy_mask) - 1;
649 if (bus->phymap[addr]) {
650 bus->phymap[addr]->interface = interface;
651 return bus->phymap[addr];
652 }
653 phy_mask &= ~(1 << addr);
654 }
655 return NULL;
656}
657
658static struct phy_device *get_phy_device_by_mask(struct mii_dev *bus,
659 unsigned phy_mask, phy_interface_t interface)
660{
661 int i;
662 struct phy_device *phydev;
663
664 phydev = search_for_existing_phy(bus, phy_mask, interface);
665 if (phydev)
666 return phydev;
667 /* Try Standard (ie Clause 22) access */
668 /* Otherwise we have to try Clause 45 */
669 for (i = 0; i < 5; i++) {
670 phydev = create_phy_by_mask(bus, phy_mask,
671 i ? i : MDIO_DEVAD_NONE, interface);
672 if (IS_ERR(phydev))
673 return NULL;
674 if (phydev)
675 return phydev;
676 }
3e1949d7
BM
677
678 debug("\n%s PHY: ", bus->name);
679 while (phy_mask) {
680 int addr = ffs(phy_mask) - 1;
681 debug("%d ", addr);
682 phy_mask &= ~(1 << addr);
683 }
684 debug("not found\n");
0132b9ab
BM
685
686 return NULL;
1adb406b
TK
687}
688
5f184715
AF
689/**
690 * get_phy_device - reads the specified PHY device and returns its @phy_device struct
691 * @bus: the target MII bus
692 * @addr: PHY address on the MII bus
693 *
694 * Description: Reads the ID registers of the PHY at @addr on the
695 * @bus, then allocates and returns the phy_device to represent it.
696 */
960d70c6
KP
697static struct phy_device *get_phy_device(struct mii_dev *bus, int addr,
698 phy_interface_t interface)
5f184715 699{
1adb406b 700 return get_phy_device_by_mask(bus, 1 << addr, interface);
5f184715
AF
701}
702
703int phy_reset(struct phy_device *phydev)
704{
705 int reg;
706 int timeout = 500;
707 int devad = MDIO_DEVAD_NONE;
708
709#ifdef CONFIG_PHYLIB_10G
710 /* If it's 10G, we need to issue reset through one of the MMDs */
711 if (is_10g_interface(phydev->interface)) {
712 if (!phydev->mmds)
713 gen10g_discover_mmds(phydev);
714
715 devad = ffs(phydev->mmds) - 1;
716 }
717#endif
718
719 reg = phy_read(phydev, devad, MII_BMCR);
720 if (reg < 0) {
721 debug("PHY status read failed\n");
722 return -1;
723 }
724
725 reg |= BMCR_RESET;
726
727 if (phy_write(phydev, devad, MII_BMCR, reg) < 0) {
728 debug("PHY reset failed\n");
729 return -1;
730 }
731
732#ifdef CONFIG_PHY_RESET_DELAY
733 udelay(CONFIG_PHY_RESET_DELAY); /* Intel LXT971A needs this */
734#endif
735 /*
736 * Poll the control register for the reset bit to go to 0 (it is
737 * auto-clearing). This should happen within 0.5 seconds per the
738 * IEEE spec.
739 */
740 while ((reg & BMCR_RESET) && timeout--) {
741 reg = phy_read(phydev, devad, MII_BMCR);
742
743 if (reg < 0) {
744 debug("PHY status read failed\n");
745 return -1;
746 }
747 udelay(1000);
748 }
749
750 if (reg & BMCR_RESET) {
751 puts("PHY reset timed out\n");
752 return -1;
753 }
754
755 return 0;
756}
757
758int miiphy_reset(const char *devname, unsigned char addr)
759{
760 struct mii_dev *bus = miiphy_get_dev_by_name(devname);
761 struct phy_device *phydev;
762
763 /*
764 * miiphy_reset was only used on standard PHYs, so we'll fake it here.
765 * If later code tries to connect with the right interface, this will
766 * be corrected by get_phy_device in phy_connect()
767 */
768 phydev = get_phy_device(bus, addr, PHY_INTERFACE_MODE_MII);
769
770 return phy_reset(phydev);
771}
772
1adb406b
TK
773struct phy_device *phy_find_by_mask(struct mii_dev *bus, unsigned phy_mask,
774 phy_interface_t interface)
5f184715 775{
5f184715 776 /* Reset the bus */
59370f3f 777 if (bus->reset) {
e3a77218 778 bus->reset(bus);
5f184715 779
59370f3f
JK
780 /* Wait 15ms to make sure the PHY has come out of hard reset */
781 udelay(15000);
782 }
783
1adb406b
TK
784 return get_phy_device_by_mask(bus, phy_mask, interface);
785}
5f184715 786
c74c8e66
SG
787#ifdef CONFIG_DM_ETH
788void phy_connect_dev(struct phy_device *phydev, struct udevice *dev)
789#else
1adb406b 790void phy_connect_dev(struct phy_device *phydev, struct eth_device *dev)
c74c8e66 791#endif
1adb406b 792{
5f184715
AF
793 /* Soft Reset the PHY */
794 phy_reset(phydev);
17ecfa9b 795 if (phydev->dev && phydev->dev != dev) {
5f184715 796 printf("%s:%d is connected to %s. Reconnecting to %s\n",
1adb406b
TK
797 phydev->bus->name, phydev->addr,
798 phydev->dev->name, dev->name);
799 }
5f184715 800 phydev->dev = dev;
b91a9d9d 801 debug("%s connected to %s\n", dev->name, phydev->drv->name);
1adb406b
TK
802}
803
c74c8e66
SG
804#ifdef CONFIG_DM_ETH
805struct phy_device *phy_connect(struct mii_dev *bus, int addr,
806 struct udevice *dev, phy_interface_t interface)
807#else
1adb406b
TK
808struct phy_device *phy_connect(struct mii_dev *bus, int addr,
809 struct eth_device *dev, phy_interface_t interface)
c74c8e66 810#endif
1adb406b
TK
811{
812 struct phy_device *phydev;
5f184715 813
1adb406b
TK
814 phydev = phy_find_by_mask(bus, 1 << addr, interface);
815 if (phydev)
816 phy_connect_dev(phydev, dev);
817 else
818 printf("Could not get PHY for %s: addr %d\n", bus->name, addr);
5f184715
AF
819 return phydev;
820}
821
6e5b9ac0
TT
822/*
823 * Start the PHY. Returns 0 on success, or a negative error code.
824 */
5f184715
AF
825int phy_startup(struct phy_device *phydev)
826{
827 if (phydev->drv->startup)
6e5b9ac0 828 return phydev->drv->startup(phydev);
5f184715
AF
829
830 return 0;
831}
832
3c6928fd 833__weak int board_phy_config(struct phy_device *phydev)
5f184715 834{
9fafe7da
TK
835 if (phydev->drv->config)
836 return phydev->drv->config(phydev);
5f184715
AF
837 return 0;
838}
839
5f184715
AF
840int phy_config(struct phy_device *phydev)
841{
5f184715
AF
842 /* Invoke an optional board-specific helper */
843 board_phy_config(phydev);
844
845 return 0;
846}
847
848int phy_shutdown(struct phy_device *phydev)
849{
850 if (phydev->drv->shutdown)
851 phydev->drv->shutdown(phydev);
852
853 return 0;
854}
c74c8e66
SG
855
856int phy_get_interface_by_name(const char *str)
857{
858 int i;
859
860 for (i = 0; i < PHY_INTERFACE_MODE_COUNT; i++) {
861 if (!strcmp(str, phy_interface_strings[i]))
862 return i;
863 }
864
865 return -1;
866}